Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆45Jun 16, 2025Updated 11 months ago
Alternatives and similar repositories for bsg_bladerunner
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆291Apr 30, 2026Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆25Oct 2, 2022Updated 3 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆62May 22, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- OFS Platform Components☆19May 28, 2025Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆19Apr 4, 2025Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆33Jan 15, 2026Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Jul 1, 2025Updated 10 months ago
- Next generation CGRA generator☆120May 22, 2026Updated last week
- ☆17Mar 26, 2025Updated last year
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆55Jun 29, 2020Updated 5 years ago
- ☆15May 10, 2019Updated 7 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 6 years ago
- A heterogeneous accelerator-centric compute cluster☆45May 19, 2026Updated last week
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆39Jan 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last week
- ☆23Feb 18, 2025Updated last year
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- ☆13Nov 29, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆11Mar 16, 2022Updated 4 years ago