bespoke-silicon-group / bsg_bladerunnerLinks
Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆41Updated last month
Alternatives and similar repositories for bsg_bladerunner
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆59Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An infrastructure for integrated EDA☆41Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- ☆68Updated this week
- Next generation CGRA generator☆112Updated last week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated 3 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- ☆15Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago