bespoke-silicon-group / bsg_bladerunner
Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆40Updated last month
Alternatives and similar repositories for bsg_bladerunner
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆28Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆108Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- ☆35Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆32Updated last week
- ☆15Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- An infrastructure for integrated EDA☆40Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆40Updated 4 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆61Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆15Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆58Updated this week