bespoke-silicon-group / bsg_bladerunnerLinks
Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆43Updated 3 months ago
Alternatives and similar repositories for bsg_bladerunner
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆61Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Next generation CGRA generator☆114Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- ☆97Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- CGRA framework with vectorization support.☆35Updated last week
- Floating point modules for CHISEL☆31Updated 10 years ago
- ☆87Updated last year
- ☆76Updated 2 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆35Updated 6 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month