bespoke-silicon-group / bsg_bladerunner
Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆39Updated 2 weeks ago
Alternatives and similar repositories for bsg_bladerunner:
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 4 years ago
- ☆15Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated 2 weeks ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆55Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- ☆53Updated this week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- Next generation CGRA generator☆110Updated this week
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year