bespoke-silicon-group / bsg_bladerunner
Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
☆38Updated last month
Alternatives and similar repositories for bsg_bladerunner:
Users that are interested in bsg_bladerunner are comparing it to the libraries listed below
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆29Updated this week
- DASS HLS Compiler☆27Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 3 years ago
- CGRA framework with vectorization support.☆21Updated this week
- A Rocket-based RISC-V superscalar in-order core☆29Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- ☆38Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆15Updated last year
- HLS for Networks-on-Chip☆33Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆58Updated 2 years ago