cornell-brg / hb-pytorch

Related projects: ⓘ

• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆21Updated 3 years ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆47Updated last year
• cornell-zhang / SPADE
  ☆11Updated 2 years ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆22Updated 3 weeks ago
• cornell-zhang / quickest
  QuickEst repository: Quick Estimation of Quality of Results
  ☆26Updated 5 years ago
• cornell-zhang / GLAIVE
  Graph-learning assisted instruction vulnerability estimation published in DATE 2020
  ☆13Updated 3 years ago
• UCLA-VAST / hbmbench
  ☆23Updated 3 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆60Updated 2 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆31Updated 4 months ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆26Updated last year
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆30Updated 5 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆28Updated 2 years ago
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• icgrp / hipr
  ☆11Updated last year
• sharc-lab / FlowGNN
  A dataflow architecture for universal graph neural network inference via multi-queue streaming.
  ☆65Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆51Updated 2 weeks ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆26Updated 11 months ago
• hplp / PiMulator
  Processing in Memory Emulation
  ☆18Updated last year
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated last year
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆62Updated 5 years ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆62Updated last month
• sfu-arch / SpGEMM
  ☆31Updated 3 years ago
• sharc-lab / DGNN-Booster
  ☆15Updated last year
• VeriGOOD-ML / public
  ☆47Updated 8 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆38Updated 2 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆87Updated 5 months ago
• sharc-lab / gnn-builder
  An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
  ☆18Updated 9 months ago
• lana555 / dynamatic
  ☆86Updated 6 months ago
• Xilinx / hydra
  ☆12Updated 2 years ago