Xilinx Modifications to Halide
☆13May 3, 2021Updated 4 years ago
Alternatives and similar repositories for vyasa
Users that are interested in vyasa are comparing it to the libraries listed below
Sorting:
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- IREE plugin repository for the AMD AIE accelerator☆122Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- ☆25Jan 7, 2026Updated 2 months ago
- ☆126Updated this week
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- ☆12May 25, 2021Updated 4 years ago
- A tracing JIT compiler for PyTorch☆13Dec 11, 2021Updated 4 years ago
- Fork of LLVM to support AMD AIEngine processors☆189Updated this week
- Generator for MLIR files from known front-ends☆16Oct 31, 2023Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- ☆16Oct 29, 2021Updated 4 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆125Nov 4, 2024Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆290May 15, 2024Updated last year
- ☆29Nov 29, 2025Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Updated this week
- ☆62Mar 24, 2025Updated 11 months ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 weeks ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆60Mar 1, 2026Updated last week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆605Jun 19, 2025Updated 8 months ago
- Fix missing Linux firmware kernel modules!☆17Jan 1, 2024Updated 2 years ago
- MVDR beamformer written in python☆10Jul 2, 2021Updated 4 years ago
- hadoop 的 docker 集群配置☆10Jun 8, 2024Updated last year
- 2016 Example repository for creating website graphs with c3.js from CSV files.☆12Oct 6, 2020Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Sample implementation accompanying the NeurIPS 2019 paper 'Powerset Convolutional Neural Networks' by Chris Wendler, Dan Alistarh, and Ma…☆10Oct 26, 2020Updated 5 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Feb 19, 2026Updated 2 weeks ago
- Vitis Model Composer Examples and Tutorials☆119Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Breakthrough Listen Investigation for Periodic Spectral Signals☆15May 31, 2023Updated 2 years ago
- A Python 3 compatible fork of https://launchpad.net/pymeta☆18Jan 9, 2019Updated 7 years ago