Xilinx Modifications to Halide
☆13May 3, 2021Updated 5 years ago
Alternatives and similar repositories for vyasa
Users that are interested in vyasa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆25Jun 14, 2026Updated last month
- IREE plugin repository for the AMD AIE accelerator☆130Jun 29, 2026Updated 3 weeks ago
- ☆142Jul 21, 2026Updated last week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- Reconfigurable Stream Network Architecture☆18May 8, 2025Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆64Mar 8, 2026Updated 4 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Generator for MLIR files from known front-ends☆17Oct 31, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆670Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆174Mar 12, 2026Updated 4 months ago
- StepCount: An Android App that that samples accelerometer to count steps, using the peak detection☆13Feb 14, 2017Updated 9 years ago
- Fork of LLVM to support AMD AIEngine processors☆204Updated this week
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆29Nov 29, 2025Updated 7 months ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- ☆12May 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 5 months ago
- A tracing JIT compiler for PyTorch☆14Dec 11, 2021Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- Vitis Model Composer Examples and Tutorials☆126Jun 25, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated last month
- ☆17May 19, 2023Updated 3 years ago
- ☆63Mar 24, 2025Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 2016 Example repository for creating website graphs with c3.js from CSV files.☆12Oct 6, 2020Updated 5 years ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆622Jun 19, 2025Updated last year
- ☆13May 8, 2020Updated 6 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆66Oct 23, 2020Updated 5 years ago
- ☆13Aug 1, 2024Updated last year
- ☆17Jun 5, 2024Updated 2 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago