Alternatives and similar repositories for vyasa:

Users that are interested in vyasa are comparing it to the libraries listed below

• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated last year
• StanfordAHA / aha
  ☆54Updated this week
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆36Updated last month
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆48Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 5 months ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 5 months ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆57Updated 4 months ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 9 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated 6 months ago
• Xilinx / aie-rt
  ☆15Updated this week
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆86Updated 4 months ago
• sfu-arch / muir
  ☆23Updated 4 years ago
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• Xilinx / merlin-compiler
  ☆57Updated last year
• icgrp / hipr
  ☆15Updated 2 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆20Updated 3 weeks ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆38Updated 2 months ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 2 months ago
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• zslwyuan / PAAS_V1.0
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Updated 3 years ago
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆13Updated 2 years ago
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆18Updated last year
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆82Updated last year
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆46Updated 2 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆18Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆25Updated this week
• Xilinx / mlir-air
  ☆89Updated this week
• jianyicheng / DSS
  DASS HLS Compiler
  ☆28Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago