Xilinx / xaccLinks
Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
☆22Updated 3 months ago
Alternatives and similar repositories for xacc
Users that are interested in xacc are comparing it to the libraries listed below
Sorting:
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆100Updated 6 months ago
- ☆30Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 6 months ago
- ☆36Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆60Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆13Updated 3 years ago
- ☆14Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- ☆42Updated 9 months ago
- ☆17Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆25Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago