Xilinx / xaccLinks
Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
☆22Updated 3 weeks ago
Alternatives and similar repositories for xacc
Users that are interested in xacc are comparing it to the libraries listed below
Sorting:
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆30Updated 6 years ago
- ☆36Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated last month
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆25Updated last year
- ☆58Updated 2 years ago
- ☆24Updated 4 years ago
- ☆13Updated 3 years ago
- ☆22Updated 6 months ago
- ☆33Updated 4 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- Tutorial Material from the SST Team☆21Updated 3 weeks ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- ☆72Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- ☆14Updated 2 years ago