Xilinx / xacc
Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
☆20Updated this week
Alternatives and similar repositories for xacc:
Users that are interested in xacc are comparing it to the libraries listed below
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- ☆28Updated 5 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆32Updated 2 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆35Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆57Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 3 months ago
- ☆28Updated 5 months ago
- DASS HLS Compiler☆29Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- ☆12Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆39Updated 8 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆15Updated 2 years ago
- ☆23Updated 4 years ago
- ☆24Updated 4 years ago
- ☆12Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ☆25Updated 11 months ago