Xilinx / xaccLinks
Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
☆21Updated 2 weeks ago
Alternatives and similar repositories for xacc
Users that are interested in xacc are comparing it to the libraries listed below
Sorting:
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- ☆30Updated 6 years ago
- ☆36Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- ☆33Updated 4 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- ☆13Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆58Updated 2 years ago
- Tutorial Material from the SST Team☆21Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆14Updated 2 years ago
- ☆25Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago