Xilinx / mlir-aieLinks
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆473Updated this week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆102Updated last week
- This is the top-level repository for the Accel-Sim framework.☆468Updated last week
- ☆105Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- Fork of LLVM to support AMD AIEngine processors☆159Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆416Updated last month
- Allo: A Programming Model for Composable Accelerator Design☆274Updated last week
- CSV spreadsheets and other material for AI accelerator survey papers☆177Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- Open, Modular, Deep Learning Accelerator☆304Updated last year
- Tenstorrent MLIR compiler☆176Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆385Updated last month
- Repository to host and maintain SCALE-Sim code☆343Updated 3 weeks ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆97Updated this week
- ☆149Updated this week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆142Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- MLIR Sample dialect☆128Updated 6 months ago
- A highly-flexible GPU simulator for AMD GPUs.☆182Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆228Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆53Updated last month
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆41Updated this week
- Berkeley's Spatial Array Generator☆1,042Updated last week
- ☆344Updated last week
- ☆181Updated last month
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 2 months ago
- BookSim 2.0☆359Updated last year