Alternatives and similar repositories for mlir-aie:

Users that are interested in mlir-aie are comparing it to the libraries listed below

• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆257Updated 11 months ago
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
  ☆338Updated last year
• Xilinx / mlir-air
  ☆95Updated this week
• accel-sim / accel-sim-framework
  This is the top-level repository for the Accel-Sim framework.
  ☆397Updated last week
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆91Updated this week
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆218Updated 2 years ago
• apache / tvm-vta
  Open, Modular, Deep Learning Accelerator
  ☆286Updated last year
• NVlabs / timeloop
  Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
  ☆380Updated last month
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆937Updated 3 weeks ago
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆227Updated this week
• scalesim-project / scale-sim-v2
  Repository to host and maintain scale-sim-v2 code
  ☆290Updated last week
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆138Updated this week
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆130Updated 11 months ago
• jmgorius / mlir-standalone-template
  An out-of-tree MLIR dialect template.
  ☆102Updated 8 months ago
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆134Updated this week
• riscv-non-isa / rvv-intrinsic-doc
  ☆326Updated last week
• sarchlab / mgpusim
  A highly-flexible GPU simulator for AMD GPUs.
  ☆138Updated this week
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆120Updated this week
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆325Updated last month
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆126Updated last year
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆167Updated last year
• vortexgpgpu / vortex_tutorials
  ☆169Updated last week
• maestro-project / maestro
  An analytical cost model evaluating DNN mappings (dataflows and tiling).
  ☆213Updated last year
• onnx / onnx-mlir
  Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure
  ☆847Updated this week
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆140Updated this week
• BRTResearch / AIChip_Paper_List
  ☆620Updated 4 years ago
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆145Updated last month
• Lewuathe / mlir-hello
  MLIR Sample dialect
  ☆121Updated 2 months ago
• nvdla / sw
  NVDLA SW
  ☆497Updated 4 years ago
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆234Updated 2 years ago