Xilinx / mlir-aieLinks
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆572Updated this week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆119Updated this week
- ☆122Updated last week
- This is the top-level repository for the Accel-Sim framework.☆559Updated this week
- Fork of LLVM to support AMD AIEngine processors☆187Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆342Updated last year
- A scalable High-Level Synthesis framework on MLIR☆287Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆448Updated 4 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆342Updated last week
- ☆164Updated this week
- Tenstorrent MLIR compiler☆243Updated this week
- CSV spreadsheets and other material for AI accelerator survey papers☆189Updated 2 months ago
- Open, Modular, Deep Learning Accelerator☆324Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆105Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- MLIR Sample dialect☆137Updated last month
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆148Updated 2 weeks ago
- A highly-flexible GPU simulator for AMD GPUs.☆209Updated 2 weeks ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- ☆304Updated 4 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆482Updated 3 weeks ago
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆970Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- The Riallto Open Source Project from AMD☆85Updated 9 months ago
- An out-of-tree MLIR dialect template.☆113Updated last year
- Repository to host and maintain SCALE-Sim code☆411Updated last month
- ☆652Updated 5 years ago
- TPP experimentation on MLIR for linear algebra☆142Updated last week
- The TT-Forge ONNX is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their p…☆53Updated last week