Xilinx / mlir-aieLinks
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆405Updated this week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below
Sorting:
- ☆99Updated this week
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- Fork of LLVM to support AMD AIEngine processors☆143Updated this week
- This is the top-level repository for the Accel-Sim framework.☆414Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆390Updated 2 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆135Updated this week
- ☆146Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆234Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- Open, Modular, Deep Learning Accelerator☆286Updated last year
- Tenstorrent MLIR compiler☆132Updated this week
- MLIR Sample dialect☆123Updated 3 months ago
- An out-of-tree MLIR dialect template.☆101Updated 8 months ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆545Updated this week
- A highly-flexible GPU simulator for AMD GPUs.☆151Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆118Updated 3 months ago
- The Riallto Open Source Project from AMD☆79Updated last month
- IREE's PyTorch Frontend, based on Torch Dynamo.☆85Updated this week
- PyTorch emulation library for Microscaling (MX)-compatible data formats☆236Updated last month
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- CSV spreadsheets and other material for AI accelerator survey papers☆169Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- Conversions to MLIR EmitC☆128Updated 5 months ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- TPP experimentation on MLIR for linear algebra☆131Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year