Xilinx / mlir-aieLinks
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆426Updated this week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- This is the top-level repository for the Accel-Sim framework.☆429Updated this week
- ☆100Updated this week
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆239Updated last week
- Fork of LLVM to support AMD AIEngine processors☆145Updated this week
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆134Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated 2 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆352Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- CSV spreadsheets and other material for AI accelerator survey papers☆171Updated last year
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- An out-of-tree MLIR dialect template.☆102Updated 9 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- ☆148Updated this week
- PyTorch model to RTL flow for low latency inference☆127Updated last year
- Tenstorrent MLIR compiler☆140Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- A highly-flexible GPU simulator for AMD GPUs.☆159Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆87Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- MLIR Sample dialect☆122Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆126Updated 4 months ago
- Conversions to MLIR EmitC☆128Updated 6 months ago