Xilinx / mlir-aie
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆307Updated this week
Related projects ⓘ
Alternatives and complementary repositories for mlir-aie
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆326Updated 7 months ago
- IREE plugin repository for the AMD AIE accelerator☆69Updated this week
- A scalable High-Level Synthesis framework on MLIR☆228Updated 6 months ago
- ☆80Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- This is the top-level repository for the Accel-Sim framework.☆305Updated 3 weeks ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆124Updated this week
- Open, Modular, Deep Learning Accelerator☆254Updated 7 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆340Updated last week
- An out-of-tree MLIR dialect template.☆91Updated 2 months ago
- Allo: A Programming Model for Composable Accelerator Design☆146Updated this week
- Repository to host and maintain scale-sim-v2 code☆233Updated last week
- CSV spreadsheets and other material for AI accelerator survey papers☆154Updated 9 months ago
- TPP experimentation on MLIR for linear algebra☆110Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆246Updated 4 months ago
- MLIR Sample dialect☆103Updated last month
- Benchmark Framework for Buddy Projects☆46Updated 3 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆112Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆102Updated last year
- PyTorch model to RTL flow for low latency inference☆121Updated 8 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- The Riallto Open Source Project from AMD☆68Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆176Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated last week
- Conversions to MLIR EmitC☆124Updated 2 months ago
- ☆128Updated this week
- Shared Middle-Layer for Triton Compilation☆191Updated this week