An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆635May 15, 2026Updated last week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆136Updated this week
- Fork of LLVM to support AMD AIEngine processors☆201Updated this week
- ☆25May 14, 2026Updated last week
- IREE plugin repository for the AMD AIE accelerator☆130May 7, 2026Updated 2 weeks ago
- ☆17Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆616Jun 19, 2025Updated 11 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆171Mar 12, 2026Updated 2 months ago
- Conversions to MLIR EmitC☆135Dec 12, 2024Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- Tensor library for machine learning☆30Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Circuit IR Compilers and Tools☆2,129May 19, 2026Updated last week
- An open source branch of AIE API☆15Apr 30, 2025Updated last year
- Close-to-metal programming for AMD NPUs☆112May 12, 2026Updated 2 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,815May 18, 2026Updated last week
- ☆586May 18, 2026Updated last week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆150May 16, 2026Updated last week
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆824Apr 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Run Time for AIE and FPGA based platforms☆661May 15, 2026Updated last week
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,022Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆62Mar 8, 2026Updated 2 months ago
- Vitis HLS LLVM source code and examples☆409Sep 30, 2025Updated 7 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆377May 13, 2026Updated last week
- ☆423Feb 24, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,763May 19, 2026Updated last week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆18Dec 29, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Vitis Libraries☆1,102Feb 10, 2026Updated 3 months ago