Xilinx / mlir-aieView external linksLinks
An MLIR-based toolchain for AMD AI Engine-enabled devices.
☆582Updated this week
Alternatives and similar repositories for mlir-aie
Users that are interested in mlir-aie are comparing it to the libraries listed below
Sorting:
- ☆123Updated this week
- Fork of LLVM to support AMD AIEngine processors☆188Updated this week
- IREE plugin repository for the AMD AIE accelerator☆120Updated this week
- ☆25Jan 7, 2026Updated last month
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆601Jun 19, 2025Updated 7 months ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 4 years ago
- The Riallto Open Source Project from AMD☆84Apr 10, 2025Updated 10 months ago
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- ☆16Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Circuit IR Compilers and Tools☆2,031Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,745Updated this week
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆973Feb 6, 2026Updated last week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆147Feb 4, 2026Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆422Jan 4, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆650Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Aug 16, 2025Updated 5 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆694Feb 2, 2026Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,604Updated this week
- ☆532Updated this week
- TPP experimentation on MLIR for linear algebra☆144Feb 2, 2026Updated last week
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆769Feb 6, 2026Updated last week
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- MLIR Sample dialect☆136Dec 23, 2025Updated last month
- Python interface for MLIR - the Multi-Level Intermediate Representation☆272Nov 28, 2024Updated last year