Xilinx / xup_aie_trainingLinks
Hands-on experience programming AI Engines using Vitis Unified Software Platform
☆40Updated last year
Alternatives and similar repositories for xup_aie_training
Users that are interested in xup_aie_training are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆24Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- ☆59Updated 2 years ago
- ☆60Updated 7 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- A research shell for Alveo V80☆18Updated last month
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆101Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Fast and accurate DRAM power and energy estimation tool☆179Updated 2 weeks ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- ☆30Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 4 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 6 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago