Xilinx / xup_aie_trainingLinks
Hands-on experience programming AI Engines using Vitis Unified Software Platform
☆40Updated 11 months ago
Alternatives and similar repositories for xup_aie_training
Users that are interested in xup_aie_training are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆95Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆24Updated 4 years ago
- ☆55Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆25Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆45Updated 3 weeks ago
- ☆71Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- ☆30Updated 3 weeks ago
- ☆58Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- A DSL for Systolic Arrays☆79Updated 6 years ago