Xilinx / xup_aie_trainingView external linksLinks
Hands-on experience programming AI Engines using Vitis Unified Software Platform
☆40Jul 24, 2024Updated last year
Alternatives and similar repositories for xup_aie_training
Users that are interested in xup_aie_training are comparing it to the libraries listed below
Sorting:
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- The Riallto Open Source Project from AMD☆84Apr 10, 2025Updated 10 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- ☆18Sep 25, 2025Updated 4 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- ☆12Apr 15, 2025Updated 9 months ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Apr 11, 2022Updated 3 years ago
- ebrowser, an energy-efficient and lightweight human interaction framework without degrading the user experience in mobile Web browsers.☆12Sep 7, 2023Updated 2 years ago
- Persistent Collectives X- A collective communication library for high performance, low cost persistent collectives over RDMA devices.☆14Jan 29, 2019Updated 7 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- iSpot is a lightweight and cost-effective instance provisioning framework for Directed Acyclic Graph (DAG)-style big data analytics, in …☆11Sep 7, 2023Updated 2 years ago
- ☆12Sep 20, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- Fork of LLVM to support AMD AIEngine processors☆188Updated this week
- ☆106Sep 2, 2025Updated 5 months ago
- PYNQ Composabe Overlays☆74Jun 17, 2024Updated last year
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- ☆25Jan 7, 2026Updated last month
- spotDNN is a heterogeneity-aware spot instance provisioning framework to provide predictable performance for DDNN training workloads in t…☆15Sep 7, 2023Updated 2 years ago
- ☆55Jul 11, 2024Updated last year
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- Vitis In-Depth Tutorials☆1,523Jan 29, 2026Updated 2 weeks ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- QCRAFT AutoScheduler: a library that allows users to automatically schedule the execution of their own quantum circuits, improving effici…☆18Oct 28, 2025Updated 3 months ago
- ☆22Mar 28, 2023Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Mar 3, 2022Updated 3 years ago
- ☆29Nov 29, 2025Updated 2 months ago
- IREE plugin repository for the AMD AIE accelerator☆120Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- Tetris, a model predictive control (MPC)-based container scheduling strategy to judiciously make migration decisions for long-running con…☆25Dec 30, 2024Updated last year
- λDNN is a cost-efficient function resource provisioning framework to minimize the monetary cost and guarantee the performance for DDNN tr…☆23Oct 25, 2023Updated 2 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆32Mar 8, 2025Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Dec 3, 2021Updated 4 years ago
- ☆24Dec 1, 2020Updated 5 years ago