enyac-group / MaxEVA
MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)
☆20Updated last year
Alternatives and similar repositories for MaxEVA:
Users that are interested in MaxEVA are comparing it to the libraries listed below
- ☆23Updated 2 years ago
- ☆29Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆71Updated 2 years ago
- ☆26Updated last month
- ☆35Updated 4 years ago
- ☆22Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆18Updated 8 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆30Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆8Updated last year
- ☆10Updated 2 years ago
- ☆18Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated 2 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆12Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- ☆33Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month