RipperJ / FADOLinks
[FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
☆25Updated 2 years ago
Alternatives and similar repositories for FADO
Users that are interested in FADO are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆91Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆62Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆18Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- A list of our chiplet simulaters☆48Updated 7 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- ☆57Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆60Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆42Updated last year
- ☆10Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- ☆33Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- ☆65Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago