RipperJ / FADOLinks
[FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
☆24Updated 2 years ago
Alternatives and similar repositories for FADO
Users that are interested in FADO are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- ☆59Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- ☆58Updated 2 years ago
- ☆49Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆10Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- ☆31Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆13Updated 2 years ago
- ☆38Updated last year