RipperJ / FADOLinks
[FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
☆25Updated 2 years ago
Alternatives and similar repositories for FADO
Users that are interested in FADO are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆60Updated 7 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- A list of our chiplet simulaters☆44Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆53Updated 4 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆52Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- ☆10Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆42Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 6 months ago
- ☆32Updated last year
- ☆64Updated 6 months ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago