RipperJ / FADO
[FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
☆24Updated 2 years ago
Alternatives and similar repositories for FADO:
Users that are interested in FADO are comparing it to the libraries listed below
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- A list of our chiplet simulaters☆32Updated 3 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated last week
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆35Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- An integrated CGRA design framework☆87Updated last month
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆13Updated last year
- ☆10Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆45Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆33Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆26Updated last year
- ☆26Updated 5 months ago