RipperJ / FADOLinks
[FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
☆25Updated 2 years ago
Alternatives and similar repositories for FADO
Users that are interested in FADO are comparing it to the libraries listed below
Sorting:
- ☆61Updated 9 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆84Updated 2 years ago
- ☆16Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆53Updated 5 months ago
- ☆60Updated 2 years ago
- CGRA Compilation Framework☆89Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- ☆10Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆27Updated 3 months ago
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆42Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆13Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago