arc-research-lab / AriesView external linksLinks
ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
☆57Updated this week
Alternatives and similar repositories for Aries
Users that are interested in Aries are comparing it to the libraries listed below
Sorting:
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- Fork of LLVM to support AMD AIEngine processors☆188Updated this week
- ☆123Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Retargetable ML compilers for the twenty-first century!☆13Apr 22, 2025Updated 9 months ago
- ☆13May 8, 2025Updated 9 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆117Nov 5, 2025Updated 3 months ago
- Horizontal Fusion☆24Jan 7, 2022Updated 4 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆27Nov 8, 2025Updated 3 months ago
- ☆14Apr 24, 2024Updated last year
- A utility library to bridge llvm and mlir gaps.☆13Jan 8, 2025Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year
- ☆30Oct 21, 2025Updated 3 months ago
- A research shell for Alveo V80☆24Dec 17, 2025Updated last month
- Xilinx Modifications to Halide☆14May 3, 2021Updated 4 years ago
- A System for Differential Debugging☆22Apr 10, 2025Updated 10 months ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- CaPI: Compiler-assisted Performance Instrumentation☆18Feb 6, 2026Updated last week
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆20Jul 13, 2025Updated 7 months ago
- A Top-Down Profiler for GPU Applications☆22Feb 29, 2024Updated last year
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- Tutorial for LLVM Dev Conference 2019.☆15Oct 23, 2019Updated 6 years ago
- My study note for mlsys☆14Nov 4, 2024Updated last year
- ☆20Mar 6, 2022Updated 3 years ago
- Cuda matrix computation library that is specified for small matrix operation (3x3, 4x4, 1x3, 1x4, etc.). Including buffer☆18Mar 8, 2024Updated last year
- ☆25Jan 7, 2026Updated last month
- ☆19Nov 21, 2022Updated 3 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆582Updated this week
- MLIR based Tiny Graph Compiler [dev-stage]☆20Nov 22, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Aug 1, 2025Updated 6 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Updated this week
- ngAP's artifact for ASPLOS'24☆25Jul 29, 2025Updated 6 months ago
- cuJSON: A Highly Parallel JSON Parser for GPUs☆38Dec 12, 2025Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24May 18, 2025Updated 8 months ago
- Cheddar: A Swift Fully Homomorphic Encryption (FHE) GPU Library☆45Jan 14, 2026Updated 3 weeks ago