fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆320Updated this week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆156Updated 4 months ago
- AMD OpenNIC Project Overview☆295Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆71Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆157Updated 9 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆204Updated last year
- Recipe for FPGA cooking☆309Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆118Updated 7 months ago
- This repo contains the Limago code☆90Updated 8 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆333Updated 11 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆100Updated 6 months ago
- Framework for FPGA-accelerated Middlebox Development☆49Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago
- Distributed Accelerator OS☆63Updated 3 years ago
- BookSim 2.0☆390Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆209Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆330Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- ☆27Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆141Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 11 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆400Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆291Updated 2 months ago