fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆277Updated last week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆151Updated last year
- AMD OpenNIC Project Overview☆273Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆213Updated last year
- AMD OpenNIC Shell includes the HDL source files☆118Updated 7 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆197Updated last year
- Recipe for FPGA cooking☆301Updated 10 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- This repo contains the Limago code☆86Updated 2 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- BookSim 2.0☆347Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- Modeling Architectural Platform☆196Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆362Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆385Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- ☆25Updated 4 years ago