fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆317Updated this week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆155Updated 4 months ago
- AMD OpenNIC Project Overview☆293Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆226Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆156Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 11 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆202Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 6 months ago
- Recipe for FPGA cooking☆308Updated last year
- BookSim 2.0☆387Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆325Updated 2 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 5 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆395Updated 2 months ago
- This repo contains the Limago code☆90Updated 7 months ago
- Vitis HLS LLVM source code and examples☆403Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆208Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 11 months ago
- The Task Parallel System Composer (TaPaSCo)☆115Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago