Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆348Apr 27, 2026Updated last week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆167Mar 20, 2025Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 3 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆230Apr 23, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VNx: Vitis Network Examples☆158Aug 25, 2025Updated 8 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆143Aug 17, 2023Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated last week
- ☆36Jan 21, 2021Updated 5 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- AMD OpenNIC Shell includes the HDL source files☆138Jan 2, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ensō is a high-performance streaming interface for NIC-application communication.☆80Apr 11, 2026Updated 3 weeks ago
- AMD OpenNIC Project Overview☆322Dec 20, 2022Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆39Oct 7, 2025Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆169Mar 12, 2026Updated last month
- ☆20Jan 31, 2026Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆338Jan 20, 2025Updated last year
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆75Jan 3, 2025Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆14Dec 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Task Parallel System Composer (TaPaSCo)☆125Updated this week
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆44Apr 27, 2026Updated last week
- Vitis In-Depth Tutorials☆1,565Mar 25, 2026Updated last month
- ☆22Apr 2, 2023Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆661Updated this week
- A curated list of awesome smartnic tutorials, papers and projects.☆297Oct 27, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆108Sep 2, 2025Updated 8 months ago
- Distributed Accelerator OS☆67Apr 6, 2022Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆384Jan 20, 2025Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- ☆60Oct 29, 2020Updated 5 years ago
- Vitis_Accel_Examples☆591Mar 30, 2026Updated last month
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago