fpgasystems / Coyote
Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
☆236Updated this week
Alternatives and similar repositories for Coyote:
Users that are interested in Coyote are comparing it to the libraries listed below
- VNx: Vitis Network Examples☆141Updated 6 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆194Updated 9 months ago
- AMD OpenNIC Project Overview☆241Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆115Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- AMD OpenNIC Shell includes the HDL source files☆107Updated last month
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆284Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆190Updated 9 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆242Updated 3 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆342Updated 6 months ago
- Recipe for FPGA cooking☆292Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆314Updated last month
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆125Updated last year
- PCI express simulation framework for Cocotb☆149Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆398Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆356Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- This repo contains the Limago code☆80Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- ☆154Updated 3 weeks ago
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆302Updated last week