fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆286Updated this week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆152Updated 3 weeks ago
- AMD OpenNIC Project Overview☆281Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆218Updated last year
- AMD OpenNIC Shell includes the HDL source files☆127Updated 8 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆144Updated 5 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 8 months ago
- Recipe for FPGA cooking☆302Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆199Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆114Updated 3 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆302Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆324Updated 7 months ago
- This repo contains the Limago code☆86Updated 4 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆194Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆177Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆383Updated 2 months ago
- BookSim 2.0☆359Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated 4 months ago
- Vitis HLS LLVM source code and examples☆395Updated 11 months ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆408Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆246Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year