fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆269Updated this week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆150Updated 11 months ago
- AMD OpenNIC Project Overview☆271Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆211Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆139Updated 3 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 6 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 6 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆196Updated last year
- Recipe for FPGA cooking☆300Updated 9 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆320Updated 5 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- This repo contains the Limago code☆86Updated 2 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 2 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- HLS-based Graph Processing Framework on FPGAs☆147Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆287Updated 2 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆129Updated last year
- BookSim 2.0☆345Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- ☆24Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago