fpgasystems / Coyote
Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
☆249Updated last week
Alternatives and similar repositories for Coyote:
Users that are interested in Coyote are comparing it to the libraries listed below
- VNx: Vitis Network Examples☆146Updated 8 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆204Updated 11 months ago
- AMD OpenNIC Shell includes the HDL source files☆114Updated 3 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- AMD OpenNIC Project Overview☆251Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆193Updated 11 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 2 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆123Updated 3 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆88Updated 3 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆257Updated 3 weeks ago
- Recipe for FPGA cooking☆295Updated 6 months ago
- This repo contains the Limago code☆81Updated 2 years ago
- PCI express simulation framework for Cocotb☆157Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆364Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆193Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆108Updated 3 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago
- Vitis_Accel_Examples☆535Updated last month
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆182Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated 3 weeks ago