fpgasystems / CoyoteLinks
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.
☆323Updated this week
Alternatives and similar repositories for Coyote
Users that are interested in Coyote are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆156Updated 5 months ago
- AMD OpenNIC Project Overview☆301Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆228Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆160Updated 10 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆205Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago
- This repo contains the Limago code☆90Updated 9 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆337Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Updated last year
- Recipe for FPGA cooking☆311Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Updated 3 months ago
- Fast and accurate DRAM power and energy estimation tool☆189Updated last week
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- BookSim 2.0☆399Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆446Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆402Updated this week
- ☆27Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- Vitis_Accel_Examples☆582Updated last month
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week