CMU-SAFARI / SPARTA
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆18Updated last year
Alternatives and similar repositories for SPARTA:
Users that are interested in SPARTA are comparing it to the libraries listed below
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 2 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 5 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- ☆17Updated 2 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆14Updated last week
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆35Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- agile hardware-software co-design☆46Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A graph linear algebra overlay☆51Updated last year
- ☆21Updated 2 months ago
- Fibertree emulator☆12Updated 5 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- ☆29Updated 3 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago