CMU-SAFARI / SPARTA
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆18Updated last year
Alternatives and similar repositories for SPARTA:
Users that are interested in SPARTA are comparing it to the libraries listed below
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 3 months ago
- ☆13Updated this week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- A Toy-Purpose TPU Simulator☆14Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated this week
- EQueue Dialect☆40Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- ☆22Updated 3 months ago
- A graph linear algebra overlay☆51Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Updated last year
- ☆11Updated 11 months ago
- ☆15Updated last week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆71Updated 2 years ago
- CGRA framework with vectorization support.☆25Updated this week
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated 2 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆15Updated 3 years ago
- ☆34Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 4 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆85Updated 5 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago