CMU-SAFARI / SPARTALinks
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆22Updated 2 years ago
Alternatives and similar repositories for SPARTA
Users that are interested in SPARTA are comparing it to the libraries listed below
Sorting:
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 5 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆76Updated 3 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆31Updated 10 months ago
- agile hardware-software co-design☆51Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 7 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆25Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- ☆97Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆35Updated 6 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 9 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- ☆22Updated 7 months ago