CMU-SAFARI / SPARTALinks
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆19Updated last year
Alternatives and similar repositories for SPARTA
Users that are interested in SPARTA are comparing it to the libraries listed below
Sorting:
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 4 months ago
- agile hardware-software co-design☆48Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 7 months ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Fibertree emulator☆12Updated 7 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆15Updated this week
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆35Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆74Updated 2 years ago
- ☆25Updated last year
- ☆22Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- ☆30Updated 7 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ☆29Updated 6 years ago
- ☆12Updated last year
- ☆26Updated 3 years ago