CMU-SAFARI / SPARTA
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆19Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SPARTA
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- CGRA framework with vectorization support.☆19Updated this week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- EQueue Dialect☆39Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- A graph linear algebra overlay☆49Updated last year
- agile hardware-software co-design☆46Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆28Updated last week
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆33Updated 3 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- ☆21Updated last month
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆38Updated 8 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆18Updated last year
- ☆25Updated 7 months ago