CMU-SAFARI / SPARTA
A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https://arxiv.org/pdf/2303.03509.pdf)
☆18Updated last year
Alternatives and similar repositories for SPARTA:
Users that are interested in SPARTA are comparing it to the libraries listed below
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 2 months ago
- ☆13Updated last week
- ☆15Updated 2 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- A graph linear algebra overlay☆50Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆41Updated 10 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- ☆20Updated last year
- ☆22Updated 2 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- EQueue Dialect☆40Updated 2 years ago
- CGRA framework with vectorization support.☆21Updated this week
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆40Updated 8 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆21Updated 2 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- ☆33Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago