scalesim-project / krittikaLinks
Heterogenous ML accelerator
☆20Updated 8 months ago
Alternatives and similar repositories for krittika
Users that are interested in krittika are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆29Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆28Updated 2 years ago
- ☆13Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆25Updated last year
- ☆42Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 9 months ago
- ☆19Updated 3 years ago
- ☆32Updated 4 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ☆10Updated 2 years ago
- Fibertree emulator☆16Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- ☆26Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆13Updated 2 years ago
- ☆32Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- PIMeval simulator and PIMbench suite☆42Updated last month