scalesim-project / krittikaLinks
Heterogenous ML accelerator
☆19Updated 5 months ago
Alternatives and similar repositories for krittika
Users that are interested in krittika are comparing it to the libraries listed below
Sorting:
- ☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ☆29Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆16Updated 3 years ago
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- ☆32Updated 4 years ago
- ☆41Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- ☆24Updated 4 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 months ago
- NeuraChip Accelerator Simulator☆14Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 7 months ago
- ☆10Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- A Cycle-level simulator for M2NDP☆31Updated 2 months ago