apache / tvm-vtaLinks
Open, Modular, Deep Learning Accelerator
☆295Updated last year
Alternatives and similar repositories for tvm-vta
Users that are interested in tvm-vta are comparing it to the libraries listed below
Sorting:
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- CSV spreadsheets and other material for AI accelerator survey papers☆172Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- Berkeley's Spatial Array Generator☆990Updated 3 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 5 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆406Updated this week
- Repository to host and maintain scale-sim-v2 code☆315Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆228Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Allo: A Programming Model for Composable Accelerator Design☆242Updated last week
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆355Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆349Updated 5 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆438Updated this week
- ☆175Updated last month
- ☆631Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆423Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago