Open, Modular, Deep Learning Accelerator
☆355Apr 10, 2024Updated 2 years ago
Alternatives and similar repositories for tvm-vta
Users that are interested in tvm-vta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆74Feb 16, 2023Updated 3 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆184Apr 25, 2022Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- Open source machine learning accelerators☆399Mar 24, 2024Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 6 months ago
- Repository to host and maintain SCALE-Sim code☆498Jun 28, 2026Updated 3 weeks ago
- ☆17Oct 2, 2019Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,123Mar 2, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆55Jan 2, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated last week
- Open Machine Learning Compiler Framework☆13,597Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- ☆672Jan 13, 2021Updated 5 years ago
- ☆46Mar 31, 2025Updated last year
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆226Dec 22, 2020Updated 5 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Release of stream-specialization software/hardware stack.☆126May 5, 2023Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- ☆2,163Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆263Oct 6, 2022Updated 3 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,102Mar 30, 2026Updated 3 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆505Jun 22, 2026Updated 3 weeks ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- A Toy-Purpose TPU Simulator☆24Jun 7, 2024Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆116Jan 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Next generation CGRA generator☆119Updated this week
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,470Updated this week
- Dataflow compiler for QNN inference on FPGAs☆1,028Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆174Mar 12, 2026Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆162Jun 17, 2026Updated last month