Open, Modular, Deep Learning Accelerator
☆334Apr 10, 2024Updated last year
Alternatives and similar repositories for tvm-vta
Users that are interested in tvm-vta are comparing it to the libraries listed below
Sorting:
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago
- ☆43Mar 31, 2025Updated 11 months ago
- ☆16Oct 2, 2019Updated 6 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆183Apr 25, 2022Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Open Machine Learning Compiler Framework☆13,197Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- ☆72Feb 16, 2023Updated 3 years ago
- A home for the final text of all TVM RFCs.☆109Sep 24, 2024Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆155Feb 18, 2026Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- Open source machine learning accelerators☆397Mar 24, 2024Updated last year
- ☆661Jan 13, 2021Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆92Mar 26, 2023Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- ☆37Jun 1, 2022Updated 3 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,070Nov 8, 2025Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- ☆1,939Updated this week
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- Repository to host and maintain SCALE-Sim code☆436Feb 2, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- ☆368Sep 12, 2025Updated 6 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Release of stream-specialization software/hardware stack.☆122May 5, 2023Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆159May 26, 2025Updated 9 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated last week
- ☆377May 11, 2023Updated 2 years ago