Open, Modular, Deep Learning Accelerator
☆349Apr 10, 2024Updated 2 years ago
Alternatives and similar repositories for tvm-vta
Users that are interested in tvm-vta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,342Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆209Jun 25, 2020Updated 5 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆236Dec 22, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆43Mar 31, 2025Updated last year
- ☆17Oct 2, 2019Updated 6 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆184Apr 25, 2022Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- Open Machine Learning Compiler Framework☆13,452Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆242Dec 8, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 3 months ago
- ☆73Feb 16, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A home for the final text of all TVM RFCs.☆110Sep 24, 2024Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆160Feb 18, 2026Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51May 20, 2026Updated 3 weeks ago
- Open source machine learning accelerators☆398Mar 24, 2024Updated 2 years ago
- ☆667Jan 13, 2021Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Jan 4, 2023Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆261Oct 6, 2022Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 7 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- ☆37Jun 1, 2022Updated 4 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,094Mar 30, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- ☆2,046Updated this week
- Repository to host and maintain SCALE-Sim code☆478Feb 2, 2026Updated 4 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆150Dec 25, 2019Updated 6 years ago
- Next generation CGRA generator☆119May 26, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆382Sep 12, 2025Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆492Apr 30, 2026Updated last month
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Release of stream-specialization software/hardware stack.☆124May 5, 2023Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆167May 26, 2025Updated last year