tensil-ai / tensilView external linksLinks
Open source machine learning accelerators
☆397Mar 24, 2024Updated last year
Alternatives and similar repositories for tensil
Users that are interested in tensil are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆543Mar 26, 2025Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Dataflow compiler for QNN inference on FPGAs☆938Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129May 16, 2025Updated 9 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆403Feb 6, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,220Updated this week
- ☆65Apr 30, 2025Updated 9 months ago
- Open, Modular, Deep Learning Accelerator☆327Apr 10, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆734Dec 6, 2017Updated 8 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,787Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Dec 3, 2021Updated 4 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- ☆1,897Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- ☆18Jan 22, 2025Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago