tensil-ai / tensil
Open source machine learning accelerators
☆360Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for tensil
- Berkeley's Spatial Array Generator☆815Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆326Updated 7 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆343Updated last week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆402Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆185Updated 2 weeks ago
- Open, Modular, Deep Learning Accelerator☆254Updated 7 months ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆475Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆307Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆225Updated 6 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- Vitis HLS Library for FINN☆181Updated last week
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆339Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆364Updated 6 years ago
- DPU on PYNQ☆202Updated 9 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆794Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆452Updated 7 months ago
- Dataflow compiler for QNN inference on FPGAs☆748Updated this week
- PyTorch model to RTL flow for low latency inference☆121Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆303Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated 9 months ago
- A scalable High-Level Synthesis framework on MLIR☆228Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆218Updated 11 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆233Updated 3 months ago
- Vitis HLS LLVM source code and examples☆379Updated last month
- ☆129Updated 7 months ago