tensil-ai / tensil
Open source machine learning accelerators
☆376Updated last year
Alternatives and similar repositories for tensil:
Users that are interested in tensil are comparing it to the libraries listed below
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆489Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆160Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆409Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆369Updated this week
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆428Updated 7 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆256Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆930Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆212Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆337Updated last year
- Vitis HLS Library for FINN☆192Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- DPU on PYNQ☆217Updated last year
- ☆264Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆415Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆480Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated last month
- Dataflow compiler for QNN inference on FPGAs☆811Updated this week
- ☆183Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- ☆89Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 6 years ago
- ☆319Updated 7 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆826Updated 3 months ago
- Vitis HLS LLVM source code and examples☆386Updated 6 months ago
- Research and Materials on Hardware implementation of Transformer Model☆254Updated last month
- Open, Modular, Deep Learning Accelerator☆285Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago