tensil-ai / tensilLinks
Open source machine learning accelerators
☆382Updated last year
Alternatives and similar repositories for tensil
Users that are interested in tensil are comparing it to the libraries listed below
Sorting:
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆679Updated 7 years ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆510Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆419Updated 2 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆256Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆484Updated 6 years ago
- Open, Modular, Deep Learning Accelerator☆295Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆221Updated 3 months ago
- ☆97Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆262Updated 3 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- magma circuits☆261Updated 8 months ago
- Research and Materials on Hardware implementation of Transformer Model☆268Updated 4 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆845Updated 6 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- Berkeley's Spatial Array Generator☆991Updated 3 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- DPU on PYNQ☆224Updated last year
- ☆195Updated last year
- Communication framework for RTL simulation and emulation.☆288Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆282Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Vitis HLS LLVM source code and examples☆391Updated 9 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month