tensil-ai / tensilLinks
Open source machine learning accelerators
☆388Updated last year
Alternatives and similar repositories for tensil
Users that are interested in tensil are comparing it to the libraries listed below
Sorting:
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆706Updated 7 years ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆524Updated 5 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆177Updated last month
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆266Updated 5 months ago
- Open, Modular, Deep Learning Accelerator☆310Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆429Updated 3 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆231Updated 3 weeks ago
- Small-scale Tensor Processing Unit built on an FPGA☆201Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- Berkeley's Spatial Array Generator☆1,055Updated 3 weeks ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 8 months ago
- ☆209Updated last year
- Vitis HLS LLVM source code and examples☆396Updated 11 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆283Updated 6 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- ☆103Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- magma circuits☆261Updated 11 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆356Updated last year
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆619Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆364Updated 8 months ago
- Tutorial notebooks for hls4ml☆366Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year