jinhachung / tptpu-sim
A Toy-Purpose TPU Simulator
☆12Updated 7 months ago
Alternatives and similar repositories for tptpu-sim:
Users that are interested in tptpu-sim are comparing it to the libraries listed below
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆89Updated 11 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆23Updated last month
- ☆24Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆87Updated last month
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated last week
- ☆20Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- ☆33Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 3 weeks ago
- A Cycle-level simulator for M2NDP☆22Updated 2 months ago
- A graph linear algebra overlay☆50Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- ☆62Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- EQueue Dialect☆40Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆55Updated 9 months ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- CGRA framework with vectorization support.☆21Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆17Updated 2 months ago