A Toy-Purpose TPU Simulator
☆24Jun 7, 2024Updated 2 years ago
Alternatives and similar repositories for tptpu-sim
Users that are interested in tptpu-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 8 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆55Jan 2, 2025Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Apr 28, 2026Updated 3 months ago
- Driver to measure vmlaunch latency☆10Jun 28, 2022Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆62Sep 30, 2019Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- SW Library for Samsung PNM (including functional simulator)☆11Nov 2, 2023Updated 2 years ago
- ☆17Jul 21, 2026Updated last week
- GPUOcelot: A dynamic compilation framework for PTX☆17Jun 9, 2026Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- Marathon: A Multiple-choice Long Context Evaluation Benchmark for Large Language Models.☆10May 16, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆300Nov 11, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 3 weeks ago
- ☆35Apr 20, 2021Updated 5 years ago
- Simple tool for recording keyboard and mouse macros that can be played back later☆11Jun 22, 2018Updated 8 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- ☆42Oct 12, 2025Updated 9 months ago
- ☆18May 19, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- Coderefinery project website.☆10Jul 17, 2026Updated last week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- K210芯片的裸机编程代码使用案例，供学习使用，使用的是亚博智能的K210开发板套件（不是打广告哈）（在design_maix中已经支持了maix bit和maixduino开发板）。☆11Feb 16, 2021Updated 5 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 4 years ago