jinhachung / tptpu-sim

Related projects: ⓘ

• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆28Updated 11 months ago
• sfu-arch / SpGEMM
  ☆31Updated 3 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆41Updated 3 months ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆45Updated 4 years ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆56Updated 2 years ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆47Updated last year
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆60Updated 2 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• CMU-SAFARI / PiDRAM
  PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …
  ☆58Updated 9 months ago
• stonne-simulator / omega
  A simulation framework for modeling efficiency of Graph Neural Network Dataflows
  ☆17Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆38Updated 2 years ago
• Accelergy-Project / processing-in-memory-design
  ☆23Updated 5 months ago
• sharc-lab / FlowGNN
  A dataflow architecture for universal graph neural network inference via multi-queue streaming.
  ☆65Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆83Updated 7 months ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆31Updated 4 months ago
• yonseicasl / NeuroSpector
  NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators
  ☆16Updated 4 months ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆15Updated 5 months ago
• CMU-SAFARI / VAMPIRE
  An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …
  ☆35Updated 5 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆53Updated this week
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆62Updated last month
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆26Updated last year
• he-actlab / planaria.code
  ☆25Updated 2 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆53Updated 2 weeks ago
• UCLA-VAST / hbmbench
  ☆23Updated 3 years ago
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆18Updated 5 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆42Updated 2 years ago
• maeri-project / FEATHER
  A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
  ☆25Updated last month
• VeriGOOD-ML / public
  ☆47Updated 8 months ago
• GT-CHIPS / gem5_chips
  gem5 repository to study chiplet-based systems
  ☆63Updated 5 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆17Updated last year