A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆462Feb 13, 2026Updated 4 months ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,983Mar 12, 2026Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- Verilog UART☆573Feb 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆66Oct 19, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- FIFO implementation with different clock domains for read and write.☆15Aug 17, 2021Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆914Jul 1, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Jun 23, 2026Updated last week
- Opensource DDR3 Controller☆456Jun 12, 2026Updated 2 weeks ago
- AMBA bus lecture material☆538Jan 21, 2020Updated 6 years ago
- Verilog digital signal processing components☆184Oct 30, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆705Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- Common SystemVerilog components☆762Updated this week
- SPI Slave for FPGA in Verilog and VHDL☆232May 11, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆342Jan 29, 2024Updated 2 years ago
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 10 months ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 6 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆131Mar 6, 2026Updated 3 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆389Mar 15, 2026Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆817Jun 12, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Verilog Configurable Cache☆200Jun 10, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆743Mar 13, 2023Updated 3 years ago