A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆470Feb 13, 2026Updated 5 months ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,109Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆2,006Mar 12, 2026Updated 4 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆623Oct 10, 2021Updated 4 years ago
- Verilog UART☆575Feb 27, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- Generic Register Interface (contains various adapters)☆141Updated this week
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆67Oct 19, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆910Feb 27, 2025Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Opensource DDR3 Controller☆466Jun 12, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric AXI4 crossbar in SystemVerilog☆240May 25, 2026Updated 2 months ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- AMBA bus lecture material☆547Jan 21, 2020Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆715Feb 27, 2025Updated last year
- Verilog digital signal processing components☆188Oct 30, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- Common SystemVerilog components☆779Jul 29, 2026Updated last week
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FIFO implementation with different clock domains for read and write.☆16Aug 17, 2021Updated 4 years ago
- Bus bridges and other odds and ends☆691Jun 2, 2026Updated 2 months ago
- Verilog PCI express components☆1,639Apr 26, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆346Jan 29, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 5 months ago
- This is a detailed SystemVerilog course☆166Mar 4, 2025Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆27Jan 6, 2026Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆398Updated this week
- ☆19Mar 6, 2020Updated 6 years ago
- AMBA AXI VIP☆470Jun 28, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆341Sep 14, 2023Updated 2 years ago
- Verilog wishbone components☆134Jan 5, 2024Updated 2 years ago
- uvm AXI BFM(bus functional model)☆272Jun 23, 2013Updated 13 years ago
- Verilog Configurable Cache☆196Jun 10, 2026Updated 2 months ago