A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆483Sep 3, 2026Updated 2 weeks ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 6 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆632Oct 10, 2021Updated 4 years ago
- Verilog UART☆583Feb 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Verilog AXI stream components for FPGA implementation☆917Feb 27, 2025Updated last year
- Opensource DDR3 Controller☆481Sep 12, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 3 months ago
- Verilog Ethernet components for FPGA implementation☆3,099Feb 27, 2025Updated last year
- AMBA bus lecture material☆554Jan 21, 2020Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆728Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- Common SystemVerilog components☆799Updated this week
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- Bus bridges and other odds and ends☆704Sep 11, 2026Updated last week
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆350Jan 29, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆70Aug 21, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,585Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 6 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 8 months ago
- This is a detailed SystemVerilog course☆168Mar 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆412Aug 10, 2026Updated last month
- ☆19Mar 6, 2020Updated 6 years ago
- AMBA AXI VIP☆477Jun 28, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆347Sep 14, 2023Updated 3 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- uvm AXI BFM(bus functional model)☆273Jun 23, 2013Updated 13 years ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago