A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆445Feb 13, 2026Updated 2 months ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆588Oct 10, 2021Updated 4 years ago
- Verilog UART☆552Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog AXI stream components for FPGA implementation☆885Feb 27, 2025Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Oct 19, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆895Jul 1, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- Opensource DDR3 Controller☆428Jan 18, 2026Updated 3 months ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆2,942Feb 27, 2025Updated last year
- Verilog digital signal processing components☆176Oct 30, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆697Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Common SystemVerilog components☆738Updated this week
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bus bridges and other odds and ends☆662Mar 10, 2026Updated last month
- A simple, basic, formally verified UART controller☆336Jan 29, 2024Updated 2 years ago
- Verilog PCI express components☆1,579Apr 26, 2024Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆221Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 8 months ago
- A small, light weight, RISC CPU soft core☆1,531Dec 8, 2025Updated 4 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆369Mar 15, 2026Updated last month
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆727Apr 7, 2026Updated 3 weeks ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- ☆19Mar 6, 2020Updated 6 years ago
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆317Sep 14, 2023Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆733Mar 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week