A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆423Feb 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆568Oct 10, 2021Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- Verilog UART☆536Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Verilog AXI stream components for FPGA implementation☆862Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Verilog I2C interface for FPGA implementation☆682Feb 27, 2025Updated last year
- Common SystemVerilog components☆713Updated this week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆221May 11, 2024Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆638Updated this week
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆300Sep 14, 2023Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Oct 19, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Verilog UART☆192Jun 4, 2013Updated 12 years ago