Alternatives and similar repositories for async_fifo

Users that are interested in async_fifo are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆497Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆413Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆210Updated 2 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆251Updated 12 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆497Updated 5 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆276Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆453Updated 5 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆316Updated last month
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆637Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆116Updated 11 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆316Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆635Updated 5 months ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆164Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆443Updated 3 weeks ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆128Updated 4 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆175Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆559Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆177Updated 12 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆199Updated 4 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆364Updated 2 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 5 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆272Updated 5 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆207Updated last year
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆144Updated 7 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆823Updated 4 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆193Updated 8 years ago