A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆466Feb 13, 2026Updated 5 months ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,096Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,997Mar 12, 2026Updated 4 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆615Oct 10, 2021Updated 4 years ago
- Verilog UART☆574Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 2 weeks ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆67Oct 19, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆905Feb 27, 2025Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- Various HDL (Verilog) IP Cores☆924Jul 1, 2021Updated 5 years ago
- Opensource DDR3 Controller☆462Jun 12, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Ethernet components for FPGA implementation☆3,039Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- AMBA bus lecture material☆543Jan 21, 2020Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆709Feb 27, 2025Updated last year
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,434May 8, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Common SystemVerilog components☆766Updated this week
- SPI Slave for FPGA in Verilog and VHDL☆232May 11, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FIFO implementation with different clock domains for read and write.☆16Aug 17, 2021Updated 4 years ago
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- A simple, basic, formally verified UART controller☆343Jan 29, 2024Updated 2 years ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- A small, light weight, RISC CPU soft core☆1,568Dec 8, 2025Updated 7 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 4 months ago
- This is a detailed SystemVerilog course☆162Mar 4, 2025Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆393Updated this week
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆338Sep 14, 2023Updated 2 years ago
- Verilog wishbone components☆133Jan 5, 2024Updated 2 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆852Jul 14, 2026Updated last week