A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆434Feb 13, 2026Updated last month
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆59Dec 31, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- Verilog UART☆540Feb 27, 2025Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Oct 19, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Common SystemVerilog components☆728Updated this week
- SPI Slave for FPGA in Verilog and VHDL☆229May 11, 2024Updated last year
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Mar 6, 2026Updated 2 weeks ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆359Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆671Updated this week
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆308Sep 14, 2023Updated 2 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago