Alternatives and similar repositories for async_fifo

Users that are interested in async_fifo are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆529Updated 4 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆430Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆298Updated 2 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆225Updated 2 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆482Updated 5 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆480Updated 2 weeks ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆333Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 9 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆283Updated 3 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆133Updated 4 years ago
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆122Updated 11 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆439Updated 3 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆186Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆657Updated 9 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆675Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆841Updated 9 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆483Updated last week
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆210Updated 5 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆203Updated 8 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆183Updated 3 months ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆158Updated 9 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆254Updated 9 months ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆165Updated last year
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆145Updated 6 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago