A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆495Oct 17, 2026Updated last week
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- Verilog digital signal processing components☆196Oct 30, 2022Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 3 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆922Feb 27, 2025Updated last year
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Verilog UART☆591Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,000Aug 28, 2026Updated 2 months ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆234May 11, 2024Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆735Updated this week
- This is a detailed SystemVerilog course☆172Mar 4, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month