dpretet / async_fifoLinks
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
☆383Updated 2 weeks ago
Alternatives and similar repositories for async_fifo
Users that are interested in async_fifo are comparing it to the libraries listed below
Sorting:
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- AXI interface modules for Cocotb☆288Updated 3 weeks ago
- AMBA AXI VIP☆425Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Verilog UART☆506Updated 7 months ago
- AMBA bus lecture material☆467Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- The UVM written in Python☆455Updated this week
- Common SystemVerilog components☆660Updated last week
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Awesome ASIC design verification☆323Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- training labs and examples☆432Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Verilog UART☆182Updated 12 years ago
- UVM 1.2 port to Python☆253Updated 7 months ago
- lowRISC Style Guides☆457Updated 3 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆154Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- ☆166Updated 3 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago