Alternatives and similar repositories for async_fifo

Users that are interested in async_fifo are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆261Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆440Updated 5 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆205Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆401Updated 11 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆236Updated this week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆247Updated 11 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆299Updated 3 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆124Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆487Updated 3 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆429Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆616Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆560Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,286Updated last week
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆113Updated 10 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆271Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆165Updated 11 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆333Updated this week
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆154Updated 2 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆798Updated 3 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆269Updated 4 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆209Updated 10 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆290Updated last year
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆172Updated 6 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆208Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆251Updated 3 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆193Updated 4 years ago
• raysalemi / Python4RTLVerification
  ☆159Updated 2 years ago