AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆892Aug 12, 2026Updated last week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,071Feb 27, 2025Updated last year
- Open Logic FPGA Standard Library☆998Updated this week
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- Opensource DDR3 Controller☆471Jun 12, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog PCI express components☆1,644Apr 26, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,424Jul 5, 2024Updated 2 years ago
- Common SystemVerilog components☆783Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,051Aug 6, 2026Updated last week
- Parametric AXI4 crossbar in SystemVerilog☆241May 25, 2026Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆912Feb 27, 2025Updated last year
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆21Jul 5, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆69Jan 10, 2024Updated 2 years ago
- 10Gb Ethernet Switch☆269Aug 10, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆231Updated this week
- HDL libraries and projects☆1,996Updated this week
- AXI interface modules for Cocotb☆353Updated this week
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆113Dec 24, 2023Updated 2 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆106Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AMD OpenNIC Project Overview☆339Dec 20, 2022Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆79Jul 11, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,648Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated last week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆839Sep 14, 2023Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆473Feb 13, 2026Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆601Jul 19, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,451Aug 11, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Network Development Kit (NDK) for FPGA cards with example application☆97Updated this week
- ☆89Jun 27, 2022Updated 4 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Ethernet interface modules for Cocotb☆81Updated this week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆90Jul 14, 2026Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆90Aug 1, 2026Updated 2 weeks ago
- Small footprint and configurable PCIe core☆719Aug 10, 2026Updated last week