fpganinja / taxiView external linksLinks
AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆619Updated this week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Opensource DDR3 Controller☆416Jan 18, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,538Apr 26, 2024Updated last year
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆198Feb 3, 2026Updated 2 weeks ago
- PCI express simulation framework for Cocotb☆192Sep 8, 2025Updated 5 months ago
- Open Logic FPGA Standard Library☆873Updated this week
- AXI interface modules for Cocotb☆311Sep 30, 2025Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆421Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆210Sep 2, 2025Updated 5 months ago
- Ethernet interface modules for Cocotb☆75Sep 8, 2025Updated 5 months ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Feb 10, 2026Updated last week
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Feb 3, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- Verilog digital signal processing components☆170Oct 30, 2022Updated 3 years ago
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆54Dec 9, 2025Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated 11 months ago
- Build your hardware, easily!☆3,722Updated this week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆776Sep 14, 2023Updated 2 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆87Feb 9, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 9, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- AMD OpenNIC Project Overview☆303Dec 20, 2022Updated 3 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Labs to learn SpinalHDL☆153Jul 4, 2024Updated last year