Alternatives and similar repositories for taxi

Users that are interested in taxi are comparing it to the libraries listed below

• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆388Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆296Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 7 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆528Updated 4 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆390Updated 5 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆511Updated 8 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆479Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆672Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆656Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆840Updated 8 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆463Updated last week
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆224Updated 2 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated last week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆269Updated 10 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 9 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆159Updated 3 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆613Updated last week
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆240Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆145Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆428Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆435Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆671Updated last week
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆182Updated 2 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆329Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆305Updated 2 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆283Updated 3 years ago