AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆739Apr 7, 2026Updated last month
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,595Apr 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Opensource DDR3 Controller☆430Jan 18, 2026Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆888Feb 27, 2025Updated last year
- Common SystemVerilog components☆743Updated this week
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 8 months ago
- Open Logic FPGA Standard Library☆915Apr 29, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆203Apr 20, 2026Updated 2 weeks ago
- PCI express simulation framework for Cocotb☆203Sep 8, 2025Updated 8 months ago
- AXI interface modules for Cocotb☆329Mar 13, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆208Apr 8, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,366Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆810Sep 14, 2023Updated 2 years ago
- Verilog digital signal processing components☆176Oct 30, 2022Updated 3 years ago
- Build your hardware, easily!☆3,863Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆449Feb 13, 2026Updated 2 months ago
- Library of FPGA architectures☆32Apr 13, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆225May 2, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- AMD OpenNIC Project Overview☆322Dec 20, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆70Feb 18, 2026Updated 2 months ago
- 10Gb Ethernet Switch☆263Oct 16, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- ☆80Feb 5, 2022Updated 4 years ago
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆528Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog I2C interface for FPGA implementation☆699Feb 27, 2025Updated last year
- Verilog UART☆561Feb 27, 2025Updated last year
- HDL libraries and projects☆1,913Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆88Apr 27, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆281Apr 28, 2026Updated last week