AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆687Mar 20, 2026Updated last week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,902Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Open source FPGA-based NIC and platform for in-network compute☆2,243Jul 5, 2024Updated last year
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆877Feb 27, 2025Updated last year
- Common SystemVerilog components☆728Mar 23, 2026Updated last week
- Open Logic FPGA Standard Library☆902Mar 22, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆200Mar 16, 2026Updated last week
- PCI express simulation framework for Cocotb☆196Sep 8, 2025Updated 6 months ago
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆798Sep 14, 2023Updated 2 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆435Feb 13, 2026Updated last month
- Build your hardware, easily!☆3,787Mar 21, 2026Updated last week
- Library of FPGA architectures☆31Mar 9, 2026Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆214Sep 2, 2025Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- SystemVerilog Logger☆19Sep 30, 2025Updated 6 months ago
- AMD OpenNIC Project Overview☆309Dec 20, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆61Feb 18, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- General Purpose AXI Direct Memory Access☆64May 12, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆506Updated this week
- Verilog I2C interface for FPGA implementation☆690Feb 27, 2025Updated last year
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Verilog UART☆542Feb 27, 2025Updated last year
- HDL libraries and projects☆1,883Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆84Mar 23, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆271Mar 26, 2022Updated 4 years ago
- Small footprint and configurable Ethernet core☆279Feb 11, 2026Updated last month