Alternatives and similar repositories for taxi

Users that are interested in taxi are comparing it to the libraries listed below

• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆374Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆281Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆504Updated 6 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated 2 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆155Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆220Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆420Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆265Updated 8 months ago
• jamieiles / uart
  Verilog UART
  ☆180Updated 12 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆174Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆396Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 7 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆173Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆602Updated last month
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆132Updated 6 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆140Updated 6 years ago
• raysalemi / Python4RTLVerification
  ☆164Updated 3 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆126Updated 3 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆181Updated 9 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆179Updated this week