AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆768May 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,060Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Opensource DDR3 Controller☆441May 21, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,347Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- Common SystemVerilog components☆751May 21, 2026Updated last week
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 8 months ago
- Open Logic FPGA Standard Library☆926May 20, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆206May 17, 2026Updated last week
- PCI express simulation framework for Cocotb☆205Sep 8, 2025Updated 8 months ago
- AXI interface modules for Cocotb☆332Mar 13, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212May 21, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆813Sep 14, 2023Updated 2 years ago
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- Build your hardware, easily!☆3,898Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆452Feb 13, 2026Updated 3 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 8 months ago
- Library of FPGA architectures☆33Apr 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Parametric AXI4 crossbar in SystemVerilog☆231Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- AMD OpenNIC Project Overview☆325Dec 20, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆75May 14, 2026Updated 2 weeks ago
- 10Gb Ethernet Switch☆264Oct 16, 2025Updated 7 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆295May 12, 2026Updated 2 weeks ago
- Small footprint and configurable Ethernet core☆283Updated this week
- ☆80Feb 5, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆533May 22, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- Verilog UART☆562Feb 27, 2025Updated last year
- HDL libraries and projects☆1,935Updated this week
- Code generation tool for control and status registers☆459Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆88May 17, 2026Updated last week