AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆716Apr 7, 2026Updated last week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,935Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,574Apr 26, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Opensource DDR3 Controller☆427Jan 18, 2026Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,261Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆883Feb 27, 2025Updated last year
- Common SystemVerilog components☆736Updated this week
- Ethernet interface modules for Cocotb☆77Sep 8, 2025Updated 7 months ago
- Open Logic FPGA Standard Library☆908Apr 12, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆202Apr 12, 2026Updated last week
- PCI express simulation framework for Cocotb☆200Sep 8, 2025Updated 7 months ago
- AXI interface modules for Cocotb☆327Mar 13, 2026Updated last month
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆204Apr 8, 2026Updated last week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆807Sep 14, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,330Updated this week
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆442Feb 13, 2026Updated 2 months ago
- Library of FPGA architectures☆31Apr 13, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆219Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog Logger☆19Apr 6, 2026Updated last week
- AMD OpenNIC Project Overview☆316Dec 20, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆67Feb 18, 2026Updated 2 months ago
- 10Gb Ethernet Switch☆262Oct 16, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆280Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- ☆79Feb 5, 2022Updated 4 years ago
- General Purpose AXI Direct Memory Access☆65May 12, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆518Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog I2C interface for FPGA implementation☆695Feb 27, 2025Updated last year
- Verilog UART☆547Feb 27, 2025Updated last year
- HDL libraries and projects☆1,900Updated this week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆84Apr 13, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆913Mar 27, 2026Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆280Apr 3, 2026Updated 2 weeks ago