AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆807Jun 12, 2026Updated last week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,988Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,075Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Opensource DDR3 Controller☆450Jun 12, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,364Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆895Feb 27, 2025Updated last year
- Common SystemVerilog components☆757Jun 5, 2026Updated 2 weeks ago
- Ethernet interface modules for Cocotb☆79Updated this week
- Open Logic FPGA Standard Library☆970Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆211Updated this week
- PCI express simulation framework for Cocotb☆206Sep 8, 2025Updated 9 months ago
- AXI interface modules for Cocotb☆333Mar 13, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆818Sep 14, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆218Updated this week
- cocotb: Python-based chip (RTL) verification☆2,407Jun 12, 2026Updated last week
- Verilog digital signal processing components☆184Oct 30, 2022Updated 3 years ago
- Build your hardware, easily!☆3,953Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆457Feb 13, 2026Updated 4 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 8 months ago
- Library of FPGA architectures☆33Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Parametric AXI4 crossbar in SystemVerilog☆236May 25, 2026Updated 3 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- AMD OpenNIC Project Overview☆329Dec 20, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆76Jun 3, 2026Updated 2 weeks ago
- 10Gb Ethernet Switch☆265Jun 6, 2026Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆306Jun 12, 2026Updated last week
- ☆81Feb 5, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Small footprint and configurable Ethernet core☆285Jun 8, 2026Updated last week
- General Purpose AXI Direct Memory Access☆71May 12, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆545Updated this week
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- Verilog UART☆570Feb 27, 2025Updated last year
- HDL libraries and projects☆1,945Jun 11, 2026Updated last week
- SGMII☆14Jul 17, 2014Updated 11 years ago