Alternatives and similar repositories for taxi

Users that are interested in taxi are comparing it to the libraries listed below

• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆363Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆502Updated 3 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆582Updated 4 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆173Updated 3 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆449Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆150Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆214Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆502Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated last week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆262Updated 7 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆416Updated last year
• jamieiles / uart
  Verilog UART
  ☆178Updated 12 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated this week
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆169Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆448Updated 2 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆236Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆819Updated 5 months ago
• raysalemi / Python4RTLVerification
  ☆163Updated 2 years ago
• accellera-official / uvm-core
  ☆93Updated 11 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆640Updated 5 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆367Updated last week
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆128Updated 6 years ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆173Updated 9 months ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆141Updated 11 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆175Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆218Updated 2 weeks ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆94Updated 4 years ago