AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆1,021Aug 28, 2026Updated 2 months ago
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,153Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,175Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,511Jul 5, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,758Updated this week
- Verilog PCI express components☆1,682Apr 26, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Opensource DDR3 Controller☆497Sep 12, 2026Updated 2 months ago
- Open Logic FPGA Standard Library☆1,035Updated this week
- Common SystemVerilog components☆816Sep 18, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆928Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- AXI interface modules for Cocotb☆370Aug 24, 2026Updated 2 months ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated 2 months ago
- Build your hardware, easily!☆4,203Updated this week
- HDL libraries and projects☆2,068Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Small footprint and configurable PCIe core☆745Updated this week
- cocotb: Python-based chip (RTL) verification☆2,579Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆504Oct 17, 2026Updated 3 weeks ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆870Sep 14, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,488Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆251May 25, 2026Updated 5 months ago
- PCI express simulation framework for Cocotb☆215Aug 25, 2026Updated 2 months ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated 2 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- Code generation tool for control and status registers☆479Sep 11, 2026Updated 2 months ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆31Jul 5, 2026Updated 4 months ago
- Small footprint and configurable Ethernet core☆311Updated this week
- Unit testing for cocotb☆178Oct 17, 2026Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Nov 2, 2026Updated last week
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆477Nov 6, 2026Updated last week
- AMD OpenNIC Project Overview☆351Dec 20, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,976Oct 29, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Must-have verilog systemverilog modules☆2,033Mar 12, 2026Updated 8 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,171Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆694Updated this week
- Various HDL (Verilog) IP Cores☆942Jul 1, 2021Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆981Oct 21, 2026Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆484Updated this week
- ☆92Jun 27, 2022Updated 4 years ago
Are these results useful?