Alternatives and similar repositories for taxi

Users that are interested in taxi are comparing it to the libraries listed below

• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆387Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated 3 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆525Updated 4 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆389Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆593Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆506Updated 7 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆468Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆650Updated 7 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆834Updated 7 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆665Updated last month
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆224Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆403Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆461Updated 4 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆179Updated last month
• jamieiles / uart
  Verilog UART
  ☆183Updated 12 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆268Updated 9 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 5 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆157Updated 2 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆302Updated 2 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 8 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆239Updated last year
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆136Updated 6 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆839Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆670Updated 4 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆214Updated last year
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆176Updated last month
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆183Updated last month
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆348Updated 8 years ago