AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆825Jun 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,089Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Verilog PCI express components☆1,620Apr 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Opensource DDR3 Controller☆457Jun 12, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆2,387Jul 5, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆900Feb 27, 2025Updated last year
- Common SystemVerilog components☆764Updated this week
- Ethernet interface modules for Cocotb☆79Jun 20, 2026Updated 2 weeks ago
- Open Logic FPGA Standard Library☆980Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆216Updated this week
- PCI express simulation framework for Cocotb☆208Sep 8, 2025Updated 10 months ago
- AXI interface modules for Cocotb☆340Mar 13, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆826Sep 14, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆464Feb 13, 2026Updated 4 months ago
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- Build your hardware, easily!☆3,978Updated this week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆35Aug 7, 2021Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 9 months ago
- Library of FPGA architectures☆33Jun 29, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BaseJump STL: A Standard Template Library for SystemVerilog☆673Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆236May 25, 2026Updated last month
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- AMD OpenNIC Project Overview☆331Dec 20, 2022Updated 3 years ago
- 10Gb Ethernet Switch☆267Jun 26, 2026Updated last week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆83Jun 28, 2026Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆315Jul 1, 2026Updated last week
- ☆81Feb 5, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Small footprint and configurable Ethernet core☆286Jul 2, 2026Updated last week
- General Purpose AXI Direct Memory Access☆74May 12, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆559Jul 2, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆707Feb 27, 2025Updated last year
- Verilog UART☆574Feb 27, 2025Updated last year
- HDL libraries and projects☆1,966Updated this week
- SGMII☆14Jul 17, 2014Updated 11 years ago