AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆862Jul 21, 2026Updated last week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,048Feb 27, 2025Updated last year
- Open Logic FPGA Standard Library☆992Jul 8, 2026Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆2,100Feb 27, 2025Updated last year
- Opensource DDR3 Controller☆465Jun 12, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,639Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog PCI express components☆1,629Apr 26, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,407Jul 5, 2024Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Updated this week
- Common SystemVerilog components☆773Updated this week
- Build your hardware, easily!☆4,023Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆238May 25, 2026Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆908Feb 27, 2025Updated last year
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆21Jul 5, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆69Jan 10, 2024Updated 2 years ago
- 10Gb Ethernet Switch☆269Jul 15, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,458Updated this week
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- HDL libraries and projects☆1,981Updated this week
- AXI interface modules for Cocotb☆344Mar 13, 2026Updated 4 months ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆111Dec 24, 2023Updated 2 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆100Jul 19, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AMD OpenNIC Project Overview☆334Dec 20, 2022Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,612Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆834Sep 14, 2023Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆467Feb 13, 2026Updated 5 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆589Jul 19, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Network Development Kit (NDK) for FPGA cards with example application☆94Updated this week
- ☆88Jun 27, 2022Updated 4 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Ethernet interface modules for Cocotb☆80Jun 20, 2026Updated last month
- IP Core Library - Published and maintained by the Open Source VHDL Group☆89Jul 14, 2026Updated 2 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆82Updated this week
- Small footprint and configurable PCIe core☆715Jul 14, 2026Updated 2 weeks ago