PCI express simulation framework for Cocotb
☆196Sep 8, 2025Updated 6 months ago
Alternatives and similar repositories for cocotbext-pcie
Users that are interested in cocotbext-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- I2C models for cocotb☆41Mar 18, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆121Oct 3, 2025Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆78Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open source FPGA-based NIC and platform for in-network compute☆2,243Jul 5, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,902Feb 27, 2025Updated last year
- The UVM written in Python☆518Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆877Feb 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- Small footprint and configurable PCIe core☆672Mar 19, 2026Updated last week
- ☆29Dec 15, 2025Updated 3 months ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- ☆27Mar 20, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated 2 weeks ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated last month
- ☆84Jun 27, 2022Updated 3 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago