alexforencich / cocotbext-axi

Related projects: ⓘ

• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆134Updated 9 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆234Updated 6 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆358Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆243Updated 4 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆168Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆353Updated 2 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆144Updated last month
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆126Updated 6 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆227Updated 11 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆118Updated 7 months ago
• svunit / svunit
  ☆181Updated 2 months ago
• raysalemi / Python4RTLVerification
  ☆117Updated 2 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆191Updated last year
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆95Updated 10 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆226Updated 2 weeks ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆100Updated 10 months ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆112Updated 3 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆344Updated 2 years ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆82Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆134Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆284Updated this week
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆165Updated 3 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆151Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆108Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆173Updated 7 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆126Updated 2 weeks ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆244Updated 2 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆90Updated 6 years ago