Alternatives and similar repositories for riffa

Users that are interested in riffa are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,510Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆857Updated 10 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,922Updated 10 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆864Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆676Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,458Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆528Updated 10 months ago
• Digilent / vivado-library
  ☆665Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆578Updated this week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,826Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆623Updated 9 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆757Updated 2 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆609Updated 7 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆551Updated 4 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆526Updated 3 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆653Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,390Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,907Updated 5 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆413Updated 4 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,836Updated 10 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆891Updated 6 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆753Updated last month
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆697Updated last month
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆415Updated 6 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,224Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,162Updated 7 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆712Updated 2 years ago