Alternatives and similar repositories for riffa:

Users that are interested in riffa are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,254Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,659Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆766Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,246Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆596Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆531Updated last month
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,750Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,266Updated 10 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆490Updated 2 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆427Updated 3 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,492Updated last month
• Digilent / vivado-library
  ☆608Updated 9 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆805Updated 3 weeks ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,610Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,033Updated last month
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆239Updated 2 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆561Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆567Updated 7 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆409Updated 6 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆417Updated 5 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,849Updated 8 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆640Updated 3 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆594Updated 2 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆812Updated 2 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆921Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆865Updated last year