KastnerRG / riffa

Related projects ⓘ

Alternatives and complementary repositories for riffa

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,132Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆738Updated 3 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆707Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆418Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,649Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,183Updated 6 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆753Updated 6 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆218Updated this week
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆457Updated last year
• Digilent / vivado-library
  ☆572Updated 4 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆549Updated 6 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,523Updated this week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆470Updated last year
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,294Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆258Updated 6 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆520Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆349Updated last week
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆479Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆959Updated 3 months ago
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆178Updated 6 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆845Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆363Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆818Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆397Updated 2 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆573Updated 3 months ago