Alternatives and similar repositories for riffa

Users that are interested in riffa are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,410Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆822Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,795Updated 6 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆503Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,356Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• Digilent / vivado-library
  ☆631Updated last month
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆510Updated 2 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆671Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,828Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆583Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,330Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆505Updated 3 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,721Updated this week
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,671Updated 6 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆705Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆594Updated 7 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆345Updated 3 weeks ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆847Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆367Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆262Updated 7 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆666Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆984Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated last week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated this week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆340Updated 8 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆460Updated 5 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆577Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆564Updated 3 years ago