The RIFFA development repository
☆882Jun 11, 2024Updated 2 years ago
Alternatives and similar repositories for riffa
Users that are interested in riffa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,652Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,078Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,444Jul 5, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,016Mar 12, 2026Updated 5 months ago
- Example designs for FPGA Drive FMC☆300Aug 15, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog AXI components for FPGA implementation☆2,125Feb 27, 2025Updated last year
- HDL libraries and projects☆2,002Updated this week
- Xilinx DMA IP Drivers☆844Aug 24, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆724Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆843Sep 14, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆27Oct 23, 2018Updated 7 years ago
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆957Aug 3, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,144Mar 2, 2022Updated 4 years ago
- GPGPU microprocessor architecture☆2,221Nov 8, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,013Dec 31, 2021Updated 4 years ago
- ☆22Jul 28, 2016Updated 10 years ago
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,675Updated this week
- Bus bridges and other odds and ends☆699Jun 2, 2026Updated 2 months ago
- ☆89Jun 27, 2022Updated 4 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- Xilinx Tcl Store☆376Updated this week
- ☆696Dec 31, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆38Mar 10, 2021Updated 5 years ago
- ☆15Jul 28, 2016Updated 10 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆87Sep 30, 2014Updated 11 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- NVMe Controller featuring Hardware Acceleration☆119Jun 23, 2021Updated 5 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆287Apr 9, 2023Updated 3 years ago