The RIFFA development repository
☆880Jun 11, 2024Updated 2 years ago
Alternatives and similar repositories for riffa
Users that are interested in riffa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,039Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,405Jul 5, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,997Mar 12, 2026Updated 4 months ago
- Example designs for FPGA Drive FMC☆297Jul 7, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- HDL libraries and projects☆1,976Updated this week
- Xilinx DMA IP Drivers☆828Jul 14, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆714Jul 14, 2026Updated last week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆829Sep 14, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆906Feb 27, 2025Updated last year
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆27Oct 23, 2018Updated 7 years ago
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆943Jul 14, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,124Mar 2, 2022Updated 4 years ago
- GPGPU microprocessor architecture☆2,210Nov 8, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆179Oct 16, 2023Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,001Dec 31, 2021Updated 4 years ago
- ☆22Jul 28, 2016Updated 9 years ago
- Various HDL (Verilog) IP Cores☆924Jul 1, 2021Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆902Jan 16, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog library for ASIC and FPGA designers☆1,432May 8, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,629Updated this week
- ☆87Jun 27, 2022Updated 4 years ago
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- ☆36Aug 19, 2020Updated 5 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- Xilinx Tcl Store☆374Jul 14, 2026Updated last week
- ☆691Dec 31, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆38Mar 10, 2021Updated 5 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆87Sep 30, 2014Updated 11 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- NVMe Controller featuring Hardware Acceleration☆115Jun 23, 2021Updated 5 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆282Apr 9, 2023Updated 3 years ago