KastnerRG / riffa

Related projects ⓘ

Alternatives and complementary repositories for riffa

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,141Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,521Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆746Updated 3 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆710Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,115Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆549Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆491Updated 10 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆468Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆424Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,195Updated 6 months ago
• Digilent / vivado-library
  ☆574Updated 4 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,657Updated 2 weeks ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆221Updated this week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆472Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆521Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆965Updated 4 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆577Updated 3 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆756Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆550Updated 6 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,533Updated this week
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆484Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆599Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆266Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆371Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆380Updated 4 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,321Updated 4 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆397Updated 5 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆488Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,027Updated 2 months ago