KastnerRG / riffaLinks
The RIFFA development repository
☆829Updated 11 months ago
Alternatives and similar repositories for riffa
Users that are interested in riffa are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,312Updated last year
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog UART☆487Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- Bus bridges and other odds and ends☆560Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- ☆616Updated 11 months ago
- Example designs for FPGA Drive FMC☆250Updated 4 months ago
- Must-have verilog systemverilog modules☆1,786Updated last month
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆498Updated 2 years ago
- Small footprint and configurable PCIe core☆549Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆825Updated 2 months ago
- HDL libraries and projects☆1,659Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆608Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆578Updated 7 years ago
- Xilinx Tcl Store☆358Updated 2 weeks ago
- Xilinx QDMA IP Drivers☆666Updated 3 months ago
- Verilog Ethernet components for FPGA implementation☆2,576Updated 3 months ago
- Verilog SDRAM memory controller☆332Updated 8 years ago
- Common SystemVerilog components☆623Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- ☆684Updated this week
- An Open-source FPGA IP Generator☆915Updated this week
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆195Updated last year