Verilog library for implementing neural networks.
☆27Aug 19, 2014Updated 11 years ago
Alternatives and similar repositories for neural-hardware
Users that are interested in neural-hardware are comparing it to the libraries listed below
Sorting:
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- An automated HDC platform☆11Feb 28, 2026Updated last week
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 7 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- ☆13Mar 17, 2023Updated 2 years ago
- ☆11May 10, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Parallel Quantum Annealing☆10Jan 7, 2023Updated 3 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- Electrical and Computer Engineering Capstone☆10Jan 23, 2017Updated 9 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- APRS.IS Over TCP Using Python☆11Jun 28, 2023Updated 2 years ago
- JAX implementation of LLaMA, aiming to train LLaMA on Google Cloud TPU☆14Jul 22, 2023Updated 2 years ago
- ☆16Sep 12, 2025Updated 5 months ago
- ECU using the MPC5634 processor☆11Mar 26, 2015Updated 10 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- flutter的海康视频播放组件☆11Nov 28, 2019Updated 6 years ago
- Example code for the startKIT developer board☆23Dec 11, 2014Updated 11 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 6 months ago
- WIP transpiler: EVM bytecode -> 🐍 IR -> EVM bytecode☆13Apr 27, 2025Updated 10 months ago
- ☆11Feb 26, 2026Updated last week
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Abstractions for iterating and mapping over struct fields☆17Jan 15, 2026Updated last month
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Fully emulates D's scope guard statement feature via C++17's std::uncaught_exceptions() with no dynamic memory allocation and terse synta…☆19Mar 15, 2018Updated 7 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago