Verilog library for implementing neural networks.
☆27Aug 19, 2014Updated 11 years ago
Alternatives and similar repositories for neural-hardware
Users that are interested in neural-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Dec 26, 2016Updated 9 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Artificial Neural Network on Altera DE2☆35Oct 8, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆27Feb 27, 2021Updated 5 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆36May 12, 2020Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Spiking Neuron Network Project in Verilog Implementation☆27Apr 5, 2018Updated 8 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- Biosensor for telehealth, patient monitoring, fall detection, dementia geofencing and cardiograms☆19Aug 17, 2023Updated 2 years ago
- OFS Platform Components☆19May 28, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- A pure C Bitset implementation.☆20Jun 25, 2016Updated 9 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 3 months ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- In this repo, the backpropagation algorithm in feedforward neural networks is implemented from scratch using C.☆15Jun 16, 2021Updated 5 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆13Dec 5, 2019Updated 6 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 3 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- A bayesian approach to examining default mode network functional connectivity and cognitive performance in major depressive disorder☆13Aug 23, 2019Updated 6 years ago