shaneleonard / neural-hardwareLinks
Verilog library for implementing neural networks.
☆26Updated 11 years ago
Alternatives and similar repositories for neural-hardware
Users that are interested in neural-hardware are comparing it to the libraries listed below
Sorting:
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- ☆65Updated 3 years ago
- ☆109Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Caffe to VHDL☆68Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆70Updated 6 years ago
- ☆83Updated 5 years ago