Verilog library for implementing neural networks.
☆27Aug 19, 2014Updated 12 years ago
Alternatives and similar repositories for neural-hardware
Users that are interested in neural-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Artificial Neural Network on Altera DE2☆35Oct 8, 2015Updated 11 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆27Nov 2, 2017Updated 8 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆28Apr 5, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Biosensor for telehealth, patient monitoring, fall detection, dementia geofencing and cardiograms☆19Aug 17, 2023Updated 3 years ago
- OFS Platform Components☆19Oct 5, 2026Updated last week
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆17Apr 2, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆15Dec 5, 2019Updated 6 years ago
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- This repository consists of all chipdev.io practice questions☆34Oct 11, 2023Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 6, 2026Updated last week
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 7 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- ☆19Dec 19, 2018Updated 7 years ago