Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
☆48Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for Convolutional-Neural-Network-using-SystemVerilog
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆46Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- ☆26Updated 7 months ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆45Updated last month
- ☆78Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- A simple DDR3 memory controller☆51Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- ☆16Updated last year
- Lecture about FIR filter on an FPGA☆13Updated 6 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- ☆39Updated 2 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- Complete tutorial code.☆12Updated 6 months ago
- ☆52Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- ☆14Updated last month
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆111Updated 3 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆9Updated 7 months ago
- ☆50Updated 4 months ago