Kobzon86 / Convolutional-Neural-Network-using-SystemVerilogLinks
Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
☆59Updated 7 months ago
Alternatives and similar repositories for Convolutional-Neural-Network-using-SystemVerilog
Users that are interested in Convolutional-Neural-Network-using-SystemVerilog are comparing it to the libraries listed below
Sorting:
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- ☆12Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆63Updated 3 weeks ago
- ☆41Updated last year
- ☆17Updated last month
- SystemVerilog Tutorial☆153Updated last month
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- 2D Systolic Array Multiplier☆16Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- UART implementation using verilog☆20Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Verilog digital signal processing components☆143Updated 2 years ago
- ☆94Updated last year
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆77Updated last year
- ☆24Updated 8 months ago
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- A 2D convolution hardware implementation written in Verilog☆46Updated 4 years ago