Kobzon86 / Convolutional-Neural-Network-using-SystemVerilogLinks
Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
☆66Updated last year
Alternatives and similar repositories for Convolutional-Neural-Network-using-SystemVerilog
Users that are interested in Convolutional-Neural-Network-using-SystemVerilog are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- Lecture about FIR filter on an FPGA☆13Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- 2D Systolic Array Multiplier☆24Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- SystemVerilog Tutorial☆192Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- ☆47Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆169Updated 4 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- Two Level Cache Controller implementation in Verilog HDL☆57Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- A 2D convolution hardware implementation written in Verilog☆51Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago