Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
☆67Nov 7, 2024Updated last year
Alternatives and similar repositories for Convolutional-Neural-Network-using-SystemVerilog
Users that are interested in Convolutional-Neural-Network-using-SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆28Feb 24, 2026Updated 4 months ago
- Resources for my first book☆23Jun 21, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 10 months ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- ☆18Jul 9, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆106Nov 26, 2025Updated 7 months ago
- ☆16May 6, 2026Updated 2 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆25Dec 29, 2023Updated 2 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆22Sep 26, 2025Updated 9 months ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- ☆48Apr 7, 2024Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- ECE 3300 HDL Code☆63Jan 21, 2023Updated 3 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Opensource DDR3 Controller☆457Jun 12, 2026Updated 3 weeks ago
- ASIC Equivalence Checking☆68Updated this week
- a mini 2x2 systolic array and PE demo☆74Dec 21, 2025Updated 6 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆129Dec 17, 2023Updated 2 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆59Updated this week
- This repo provide an index of VLSI content creators and their materials☆174Aug 21, 2024Updated last year
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆12Nov 22, 2022Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆27Apr 5, 2018Updated 8 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago