benreynwar / fft-dit-fpgaLinks
Verilog module for calculation of FFT.
☆188Updated 13 years ago
Alternatives and similar repositories for fft-dit-fpga
Users that are interested in fft-dit-fpga are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 8 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Pipeline FFT Implementation in Verilog HDL☆142Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆388Updated 2 months ago
- SPI Master for FPGA - VHDL and Verilog☆307Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Verilog digital signal processing components☆159Updated 3 years ago
- Fixed Point Math Library for Verilog☆144Updated 11 years ago
- An implementation of the CORDIC algorithm in Verilog.☆103Updated 6 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Verilog UART☆186Updated 12 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- Verilog SPI master and slave☆61Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆143Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆194Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆112Updated 7 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆139Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆67Updated last week