benreynwar / fft-dit-fpgaLinks
Verilog module for calculation of FFT.
☆183Updated 13 years ago
Alternatives and similar repositories for fft-dit-fpga
Users that are interested in fft-dit-fpga are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Verilog UART☆182Updated 12 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- An implementation of the CORDIC algorithm in Verilog.☆100Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- AXI interface modules for Cocotb☆288Updated this week
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Example designs for FPGA Drive FMC☆264Updated 8 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Verilog UART☆506Updated 7 months ago
- Verilog SDRAM memory controller☆346Updated 8 years ago
- Xilinx Tcl Store☆368Updated this week
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago