Alternatives and similar repositories for neuralHardware:

Users that are interested in neuralHardware are comparing it to the libraries listed below

• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆26Updated 10 years ago
• ziyan / altera-de2-ann
  Artificial Neural Network on Altera DE2
  ☆34Updated 9 years ago
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆28Updated 8 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 5 years ago
• foss-for-synopsys-dwc-arc-processors / embarc_mli
  Machine learning inference library for ARC EM and HS Processors
  ☆27Updated 2 months ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆20Updated 7 years ago
• malkadi / FGPU_IPython
  ☆23Updated 6 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆58Updated 2 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• slide-lig / tnn-train
  training ternary neural networks
  ☆13Updated 8 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated 2 years ago
• rwpenney / spfpm
  Package for performing fixed-point, arbitrary-precision arithmetic in Python.
  ☆65Updated last year
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 8 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 7 years ago
• Xilinx / RFNoC-HLS-NeuralNet
  ☆105Updated 5 years ago
• MohammedRashad / FPGA-Speech-Recognition
  Expiremental Speech Recognition System using VHDL & MATLAB.
  ☆46Updated 7 years ago
• shivarajagopal / ece5775-final
  Voice Recognition using FPGA-Based Neural Networks
  ☆11Updated 8 years ago
• Digilent / petalinux-bsps
  PetaLinux BSPs for Digilent
  ☆15Updated 8 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• silicontalks01 / OpenDLA
  A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
  ☆15Updated 7 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 8 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 6 years ago
• cornell-brg / pymtl-tut-hls
  Tutorial for integrating PyMTL and Vivado HLS
  ☆18Updated 9 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• BG2BKK / img_process_vhdl
  Image Processing on FPGA using VHDL
  ☆41Updated 10 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆34Updated 7 years ago
• themathgeek13 / systolic-array-sorting
  Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
  ☆11Updated 7 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆42Updated 8 years ago
• ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
  ☆25Updated 7 years ago