darrinwillis / neuralHardware
☆22Updated 8 years ago
Alternatives and similar repositories for neuralHardware:
Users that are interested in neuralHardware are comparing it to the libraries listed below
- Artificial Neural Network on Altera DE2☆34Updated 9 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- ☆23Updated 6 years ago
- ☆119Updated 7 years ago
- ☆19Updated last year
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- Image Processing on FPGA using VHDL☆41Updated 10 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- ☆83Updated 4 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- Caffe to VHDL☆67Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 7 months ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆31Updated 7 years ago
- ☆45Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆58Updated 2 years ago
- ☆39Updated 7 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- ☆105Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆25Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆65Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago