darrinwillis / neuralHardwareLinks
☆22Updated 8 years ago
Alternatives and similar repositories for neuralHardware
Users that are interested in neuralHardware are comparing it to the libraries listed below
Sorting:
- Artificial Neural Network on Altera DE2☆35Updated 9 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆45Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- ☆84Updated 4 years ago
- VHDL Samples☆68Updated 12 years ago
- ☆119Updated 7 years ago
- ☆45Updated 5 years ago
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆65Updated last year
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- Zynq Workshop for Beginners☆29Updated 10 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Image Processing on FPGA using VHDL☆41Updated 10 years ago
- Xilinx Contest Kshitij 2019☆19Updated 2 years ago
- Machine learning inference library for ARC EM and HS Processors☆28Updated 4 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- ☆39Updated 8 years ago
- ☆107Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago