This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for efficient INT8 matrix multiplication and high-throughput inference.
☆13Jun 25, 2025Updated 8 months ago
Alternatives and similar repositories for arm-llama2-asic
Users that are interested in arm-llama2-asic are comparing it to the libraries listed below
Sorting:
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.☆25Jan 31, 2022Updated 4 years ago
- ☆15Oct 1, 2024Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆17Sep 6, 2024Updated last year
- Fixed point math library for SystemVerilog☆42Nov 14, 2024Updated last year
- ☆13May 17, 2021Updated 4 years ago
- A minigame from Opus Magnum ( web version)☆11Jul 14, 2024Updated last year
- Arithmetic coding library with statistical models like PPM and Context mixing (demonstrating core principles of probabilistic inference, …☆19Oct 9, 2023Updated 2 years ago
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- A system to improve compatibility between different Django versions, and make upgrading dependencies less painful.☆13Apr 10, 2025Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- ☆11Mar 19, 2025Updated last year
- Beautify SystemVerilog code in VSCode through Verible☆22Feb 28, 2026Updated 3 weeks ago
- Create QR codes for wire transfers☆11May 11, 2024Updated last year
- ☆21Mar 18, 2019Updated 7 years ago
- Red Hat JBoss Data Grid 7 OpenShift container images☆10Jan 26, 2026Updated last month
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- A Simple Drools DSL Example☆13Jun 17, 2022Updated 3 years ago
- A native Cocoa xeyes app for macOS (Mac OS X)☆28Jan 29, 2022Updated 4 years ago
- A reverse engineered implementation of "The World Ends With You" for the Nintendo DS☆15Updated this week
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- vSMTP : a next-gen mail transfer agent (MTA) written in Rust. Faster and Greener.☆16May 19, 2022Updated 3 years ago
- The NandBug Software☆13May 23, 2020Updated 5 years ago
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- Russian checkers game☆30Aug 27, 2023Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- My nomad jobs☆15Jan 29, 2026Updated last month
- 2024年全国大学生嵌入式芯片与系统设计竞赛 应用赛道 国家一等奖获奖作品 Ultra-Lamp☆24Mar 6, 2025Updated last year
- A simple TTS solution based on pre-recorded audio☆21Oct 24, 2024Updated last year
- A working example for esp32 bluetooth tethering on ESP-IDF framework with BTStack☆15Jul 13, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A Python module for AI-powered web scraping with customizable field extraction using Google's Gemini AI.☆36Sep 27, 2025Updated 5 months ago
- ☆12May 20, 2021Updated 4 years ago
- Demo program for ESP32 Composite Video Library☆14Oct 16, 2022Updated 3 years ago