abhinavnandwani / arm-llama2-asicLinks
This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for efficient INT8 matrix multiplication and high-throughput inference.
☆11Updated 3 weeks ago
Alternatives and similar repositories for arm-llama2-asic
Users that are interested in arm-llama2-asic are comparing it to the libraries listed below
Sorting:
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆10Updated 6 months ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆13Updated 6 months ago
- A project implementing Flappy Bird using Verilog☆8Updated 6 months ago
- ☆22Updated 3 months ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆24Updated 2 weeks ago
- OpenVAF revived by community☆11Updated 4 months ago
- 第八届集创赛紫光同创杯国二FPGA部分☆21Updated 9 months ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆23Updated 8 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆75Updated 5 months ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆15Updated 6 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆59Updated 2 weeks ago
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆55Updated last year
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆57Updated 4 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆72Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 6 months ago
- DNN Compiler for Heterogeneous SoCs☆42Updated last week
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated 2 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- ☆10Updated 2 years ago