Engineering Program on RTL Design for FPGA Accelerator
☆33Aug 1, 2020Updated 5 years ago
Alternatives and similar repositories for RTL-Design-For-FPGA
Users that are interested in RTL-Design-For-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆41Oct 21, 2025Updated 7 months ago
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- Wireless USB Disk for Pendrive S3☆18Jul 11, 2024Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- ☆19Aug 1, 2024Updated last year
- SPI-Flash XIP Interface (Verilog)☆49Oct 24, 2021Updated 4 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆32Jul 4, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆15Oct 5, 2023Updated 2 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated 2 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- Example Verilog code for Ulx3s☆43May 5, 2022Updated 4 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Oct 23, 2016Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 6 years ago
- ☆58Jul 22, 2022Updated 3 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Apr 6, 2026Updated last month
- ☆32Jul 9, 2025Updated 10 months ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking.☆27May 13, 2026Updated last week