DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
☆15Nov 8, 2025Updated 4 months ago
Alternatives and similar repositories for DSP_with_FPGAs_ed3
Users that are interested in DSP_with_FPGAs_ed3 are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Nov 8, 2025Updated 4 months ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 11 months ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- A free, fast and compact ARM Cortex-M0 floating-point library☆16May 26, 2021Updated 4 years ago
- ☆29Jul 9, 2025Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22May 24, 2023Updated 2 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an impl…☆23Dec 20, 2019Updated 6 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆30Sep 15, 2022Updated 3 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment☆56Feb 15, 2018Updated 8 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆36Oct 28, 2024Updated last year
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated 2 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- µC/Common is a module that regroups components used by various Micrium products. It currently includes a Kernel Abstraction Layer (KAL), …☆26May 20, 2021Updated 4 years ago
- Lightweight TCP/IP stack with no dynamic memory allocations☆44Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago