xycfwrj / zynq_axi_ddr_barebone
minimal code to access ps DDR from PL
☆19Updated 5 years ago
Alternatives and similar repositories for zynq_axi_ddr_barebone:
Users that are interested in zynq_axi_ddr_barebone are comparing it to the libraries listed below
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- ☆30Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- ☆19Updated 4 years ago
- ☆14Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- ☆16Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago