xycfwrj / zynq_axi_ddr_bareboneLinks
minimal code to access ps DDR from PL
☆20Updated 5 years ago
Alternatives and similar repositories for zynq_axi_ddr_barebone
Users that are interested in zynq_axi_ddr_barebone are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆31Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆29Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- ☆17Updated 3 weeks ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- ☆19Updated 4 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- MIPI CSI-2 RX☆34Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- Testbenches for HDL projects☆19Updated this week
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 8 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago