xycfwrj / zynq_axi_ddr_barebone
minimal code to access ps DDR from PL
☆18Updated 4 years ago
Related projects: ⓘ
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 4 years ago
- 基于FPGA的FFT☆11Updated 5 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆10Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆15Updated 5 years ago
- ☆16Updated 5 years ago
- MIPI CSI-2 RX☆28Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- SEA-S7_gesture recognition☆12Updated 4 years ago
- PCIe Memory R/W TLP与AXI总线桥☆15Updated 2 years ago
- Xilinx IP repository☆13Updated 6 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆14Updated last year
- QSPI for SoC☆15Updated 4 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 8 years ago
- DMA core compatible with AHB3-Lite☆9Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆13Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆14Updated last year
- JESD204b modules in VHDL☆28Updated 5 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆13Updated 10 years ago
- ☆12Updated 3 years ago
- ☆28Updated 4 years ago
- Verification of Ethernet Switch System Verilog