xycfwrj / zynq_axi_ddr_bareboneLinks
minimal code to access ps DDR from PL
☆20Updated 6 years ago
Alternatives and similar repositories for zynq_axi_ddr_barebone
Users that are interested in zynq_axi_ddr_barebone are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Testbenches for HDL projects☆21Updated last week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆57Updated 3 years ago
- ☆19Updated 4 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- ☆31Updated 4 years ago
- ☆31Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- FPGA 和USB3.0桥片实现USB3.0通信☆75Updated 3 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- Xilinx IP repository☆13Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Video Stream Scaler☆40Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago