xycfwrj / zynq_axi_ddr_barebone
minimal code to access ps DDR from PL
☆19Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for zynq_axi_ddr_barebone
- 基于FPGA的FFT☆12Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- ☆28Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆11Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控 制器☆37Updated 4 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆20Updated 8 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- ☆16Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- 软件无线电,使用FPGA进行正交解调。☆18Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆14Updated 2 years ago
- Video Stream Scaler☆40Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- JESD204b modules in VHDL