minimal code to access ps DDR from PL
☆22Oct 18, 2019Updated 6 years ago
Alternatives and similar repositories for zynq_axi_ddr_barebone
Users that are interested in zynq_axi_ddr_barebone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 13, 2023Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Smart camera with OV 7670 and Zynq☆51May 17, 2022Updated 3 years ago
- ☆13Jun 9, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- Xilinx ZynqMP AXI-ACP Adapter☆21Mar 9, 2026Updated 2 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆58Feb 13, 2025Updated last year
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆55Mar 27, 2020Updated 6 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆27Aug 27, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 10 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- ☆14Jun 19, 2019Updated 6 years ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 3 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MUSIC DOA estimation☆14Feb 14, 2019Updated 7 years ago
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- QSPI flash support for Xilinx's Zynq devices☆28Jul 28, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- MIPI CSI-2 RX☆39Oct 20, 2021Updated 4 years ago
- Learn to navigate in dynamic environments with normalized LiDAR scans☆15Sep 22, 2023Updated 2 years ago