sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆28Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12Updated 3 months ago
- Convert C files into Verilog☆17Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 4 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- ☆19Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- DATuner Repository☆18Updated 6 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 5 months ago
- ☆12Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- genetic algorithm usage for routing optimization ( pyqt )☆15Updated 6 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- ☆24Updated 4 years ago
- corundum work on vu13p☆19Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 4 months ago