sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆29Updated 8 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Updated 3 years ago
- DATuner Repository☆17Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- ☆24Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- SmartNIC☆14Updated 7 years ago
- Python version of tools to work with AIG formatted files☆12Updated 7 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- Convert C files into Verilog☆19Updated 6 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Using e-graphs for logic synthesis☆28Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 8 months ago
- ☆11Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆12Updated 3 years ago