sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆29Updated 8 years ago
- ☆12Updated 3 years ago
- ☆14Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 10 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- corundum work on vu13p☆23Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 7 months ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆25Updated last year
- ☆10Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- SmartNIC☆14Updated 7 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Updated 3 years ago
- ☆27Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- EDA wiki☆53Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- CNN accelerator☆29Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- DATuner Repository☆17Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago