sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 7 months ago
- ☆29Updated 8 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- SmartNIC☆14Updated 6 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ☆12Updated 3 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 4 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- Convert C files into Verilog☆19Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- corundum work on vu13p☆22Updated last year
- DATuner Repository☆17Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 7 months ago
- ☆18Updated last month
- ☆24Updated 5 years ago