sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling:
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
- LLM4HWDesign Starting Toolkit☆17Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- Python version of tools to work with AIG formatted files☆10Updated 9 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- sram/rram/mram.. compiler☆31Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆11Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ☆11Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆16Updated 9 months ago
- ☆29Updated last year
- ☆16Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆13Updated last year
- ☆25Updated 10 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- Integer Multiplier Generator for Verilog☆20Updated last year
- ☆15Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆26Updated 7 years ago