sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆27Updated 7 years ago
- Python version of tools to work with AIG formatted files☆12Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 4 months ago
- ☆10Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆17Updated 9 months ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- ☆15Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 10 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- EDA wiki☆54Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- SmartNIC☆14Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated 2 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- ☆13Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago