sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆29Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆24Updated 4 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- EDA wiki☆53Updated 2 years ago
- ☆19Updated last year
- ☆12Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- DATuner Repository☆18Updated 7 years ago
- EDA Analytics Central☆16Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- LLM4HWDesign Starting Toolkit☆18Updated 11 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Python version of tools to work with AIG formatted files☆12Updated 4 months ago
- ☆25Updated last year