sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆25Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ☆12Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆27Updated 7 years ago
- ☆10Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- ☆24Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 8 months ago
- ☆16Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- DASS HLS Compiler☆29Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago