sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆25Updated 3 years ago
- ☆12Updated 10 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- SmartNIC☆14Updated 6 years ago
- ☆27Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 6 months ago
- ☆12Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆17Updated 8 months ago
- Convert C files into Verilog☆16Updated 6 years ago
- ☆35Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 3 months ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week