sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 3 years ago
Alternatives and similar repositories for DeepRL-Scheduling:
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 4 months ago
- ☆12Updated 6 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Python version of tools to work with AIG formatted files☆10Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated 11 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 8 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- ☆49Updated 4 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 2 weeks ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆30Updated 2 weeks ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Netrace: a network packet trace reader☆12Updated 10 years ago
- ☆10Updated 3 years ago