A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Feb 27, 2021Updated 5 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆10Mar 20, 2021Updated 5 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- ☆10Oct 22, 2019Updated 6 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆66Dec 18, 2024Updated last year
- ☆23Jun 23, 2024Updated last year
- MNIST accelerator using binary qunatization on Xilinx pynq-z2☆14Sep 4, 2024Updated last year
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Aug 31, 2025Updated 6 months ago
- Ethernet Mezzanine Card for the Ultra96☆16Oct 18, 2023Updated 2 years ago
- ☆13Aug 1, 2024Updated last year
- The framework for next generation data center.☆29Aug 24, 2025Updated 6 months ago
- ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python☆12Nov 10, 2025Updated 4 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- SMPT is a SMT-based model checker for Petri nets focused on reachability problems that takes advantage of net reductions (polyhedral redu…☆29Jun 30, 2025Updated 8 months ago
- Poise source code repo☆12Aug 12, 2020Updated 5 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- Manipulate static symbols in ELF and Mach-O objects☆17Jun 17, 2022Updated 3 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- This is a 3-layer SNN for MNIST☆14May 11, 2022Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆47May 15, 2024Updated last year
- ☆13Mar 6, 2023Updated 3 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- A Python interface for the Dawn WebGPU engine☆18Jan 10, 2026Updated 2 months ago