sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling:
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆17Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆17Updated 10 months ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ☆51Updated 5 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated 2 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆11Updated 2 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆14Updated 6 years ago
- Pathfinder routing algorithm practice☆12Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆12Updated 2 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated last year
- Python version of tools to work with AIG formatted files☆10Updated 10 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- ☆16Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last week
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆12Updated 7 months ago
- ☆13Updated 4 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆12Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆25Updated 11 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆26Updated 7 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- ☆15Updated 2 years ago