sysu-eda / DeepRL-SchedulingLinks
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 3 months ago
- DATuner Repository☆17Updated 7 years ago
- ☆29Updated 8 years ago
- EDA wiki☆53Updated 2 years ago
- Convert C files into Verilog☆19Updated 6 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- LLM4HWDesign Starting Toolkit☆18Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆12Updated 3 years ago
- ☆24Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 7 months ago
- ☆16Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 9 months ago
- corundum work on vu13p☆19Updated last year
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆34Updated last year
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- ☆18Updated last week