sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
Sorting:
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆25Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 11 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Python version of tools to work with AIG formatted files☆11Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆14Updated 8 months ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆11Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 4 months ago
- ☆27Updated 7 years ago
- ☆13Updated 4 years ago
- ☆12Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago
- DASS HLS Compiler☆29Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 7 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 4 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- ☆24Updated 4 years ago