sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆14Updated 4 years ago
Alternatives and similar repositories for DeepRL-Scheduling:
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆25Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆11Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 6 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- Python version of tools to work with AIG formatted files☆11Updated 11 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 2 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆13Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- Convert C files into Verilog☆16Updated 6 years ago
- ☆17Updated 2 years ago
- ☆12Updated 8 months ago
- ☆12Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 4 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆21Updated 9 months ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago