sysu-eda / DeepRL-Scheduling
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for DeepRL-Scheduling
- LLM4HWDesign Starting Toolkit☆16Updated last month
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆19Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- ☆10Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ☆26Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- ☆12Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆11Updated last year
- Benchmarks for High-Level Synthesis☆10Updated last year
- ☆20Updated 6 months ago
- SmartNIC☆14Updated 5 years ago
- Convert C files into Verilog☆16Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- EDA wiki☆49Updated last year
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 7 months ago
- ☆44Updated last month
- DATuner Repository☆17Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- corundum work on vu13p☆17Updated last year
- ☆21Updated last month
- DASS HLS Compiler☆27Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year