A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
☆15Feb 27, 2021Updated 5 years ago
Alternatives and similar repositories for DeepRL-Scheduling
Users that are interested in DeepRL-Scheduling are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Mar 20, 2021Updated 5 years ago
- ☆20Aug 9, 2022Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- ☆11Mar 25, 2021Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 首届阿里云弹性 计算挑战赛云资源调度赛道作品☆15Mar 31, 2021Updated 5 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- Resource Management with DeepRL using TF Agents☆16Jul 27, 2020Updated 5 years ago
- Formalizing the Intel 4004 microprocessor☆25Jul 14, 2026Updated last week
- Implementation of 6 DQN extension methods using Pytorch. (RAINBOW)☆16Dec 7, 2020Updated 5 years ago
- RDF -to- text generator, using GANs and reinforcement learning. For Google summer of code 2020.☆14Mar 25, 2023Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Implementation of Proximal Policy Optimization (PPO) for continuous action space (`Pendulum-v1` from gym) using tensorflow2.x and pytorch…☆12Aug 8, 2022Updated 3 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Compromising productivity in exchange for energy-saving does not appeal to highly capitalized manufacturing industries. However, we might…☆15Feb 2, 2021Updated 5 years ago
- FMCW LiDAR implementation in CARLA simulator☆19Mar 18, 2024Updated 2 years ago
- Implement job scheduling based on REINFORCE and Graph Embedding.☆19Dec 12, 2020Updated 5 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- ☆10Oct 22, 2019Updated 6 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆68Dec 18, 2024Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- MNIST accelerator using binary qunatization on Xilinx pynq-z2☆14Sep 4, 2024Updated last year
- ☆13Aug 1, 2024Updated last year
- A composite GitHub action that can be used to create or update a GitHub issue/pull request comment.☆10Oct 4, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ethernet Mezzanine Card for the Ultra96☆16Oct 18, 2023Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago