☆19Aug 9, 2022Updated 3 years ago
Alternatives and similar repositories for HiFlipVX
Users that are interested in HiFlipVX are comparing it to the libraries listed below
Sorting:
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Aug 24, 2022Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆34Jun 7, 2021Updated 4 years ago
- ☆15Jun 24, 2025Updated 8 months ago
- ☆17Nov 20, 2022Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Vivado HLS implementation of EDFLOW IP☆16Mar 8, 2022Updated 3 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 8 months ago
- ☆25Jan 7, 2026Updated last month
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- ☆35Dec 10, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆27Feb 7, 2023Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆65Dec 18, 2024Updated last year
- ☆24Dec 1, 2020Updated 5 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 weeks ago
- ☆24Nov 10, 2020Updated 5 years ago