haifengch / axi_interconnectLinks
☆17Updated 3 weeks ago
Alternatives and similar repositories for axi_interconnect
Users that are interested in axi_interconnect are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 4 years ago
- ☆20Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆13Updated 6 years ago
- ☆21Updated 5 years ago
- AHB Bus lite v3.0☆16Updated 5 years ago
- Open-Channel Open-Way Flash Controller☆17Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆17Updated 7 years ago
- These scrpits will be extremly useful in parsing Verilog files☆7Updated 10 years ago
- Generic AXI master stub☆19Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆20Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ☆26Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- AXI Interconnect☆51Updated 3 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆15Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago