fpgadeveloper / zynqmp-hailo-aiLinks
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆28Updated 7 months ago
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- MIPI CSI-2 RX☆33Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 3 months ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆54Updated last week
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- IP Catalog for Raptor.☆14Updated 7 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago
- ☆45Updated 4 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆14Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools