Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆34Apr 9, 2026Updated last week
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last week
- ☆15Jul 3, 2024Updated last year
- Python application demonstration code for mediapipe models (blazepalm/hand, blazeface, blazepose).☆26Mar 2, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Ethernet Mezzanine Card for the Ultra96☆16Oct 18, 2023Updated 2 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated last week
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UART -> AXI Bridge☆72Jul 1, 2021Updated 4 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated last year
- ☆13Aug 25, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 5 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository holds all the projects and docs relating to our work with the Xilinx Zynq 7000 series FPGAs.☆10Apr 2, 2014Updated 12 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- This repository provides code for SVD and Importance sampling-based algorithms for large scale topic modeling.☆15Dec 14, 2020Updated 5 years ago
- ☆30Jul 9, 2025Updated 9 months ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆15Jun 15, 2018Updated 7 years ago
- ☆10Apr 18, 2017Updated 9 years ago
- ROS driver for V2X (both C-V2X and DSRC) radios☆17Mar 25, 2026Updated 3 weeks ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Kria Vitis platforms and overlays☆115May 17, 2025Updated 11 months ago
- 下载 jm 漫画☆14Sep 17, 2025Updated 7 months ago
- Documents and Examples about Dragino products☆10Jan 7, 2025Updated last year
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Vitis Video Analytics SDK☆46Apr 25, 2024Updated last year
- LabVIEW VIP package file for the Raspberry Pi Compatible Compiler for LabVIEW☆12May 21, 2016Updated 9 years ago