fpgadeveloper / zynqmp-hailo-ai
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆24Updated 5 months ago
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆64Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆55Updated 3 months ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆29Updated 4 years ago
- MIPI CSI-2 + MIPI CCS Demo☆71Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 3 months ago
- ☆44Updated 3 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- An CAN bus Controller implemented in Verilog☆45Updated 9 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated 11 months ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆23Updated 3 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 5 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated last month
- ☆38Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆61Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago