fpgadeveloper / zynqmp-hailo-aiLinks
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆29Updated 9 months ago
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 9 months ago
- MIPI CSI-2 RX☆36Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 6 months ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- PNG encoder, implemented in VHDL☆23Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- ☆18Updated 4 years ago
- git clone of http://code.google.com/p/axi-bfm/☆17Updated 12 years ago
- ☆28Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 9 months ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆21Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago