fpgadeveloper / zynqmp-hailo-ai
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆24Updated 4 months ago
Alternatives and similar repositories for zynqmp-hailo-ai:
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆45Updated 2 months ago
- ☆43Updated 3 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆63Updated last year
- Extensible FPGA control platform☆59Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- ☆30Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆54Updated last month
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated 2 years ago
- Kria Vitis platforms and overlays☆97Updated 3 weeks ago
- ☆14Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- MIPI CSI-2 + MIPI CCS Demo☆71Updated 3 years ago
- bootgen source code☆41Updated 4 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- Board files to build Ultra 96 PYNQ image☆154Updated 3 months ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆23Updated 2 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆22Updated last year
- ☆111Updated 2 weeks ago