fpgadeveloper / zynqmp-hailo-aiLinks
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆34Updated last year
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- ☆36Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- ☆29Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated last year
- MIPI CSI-2 RX☆37Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆75Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19Updated 12 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- MIPI CSI-2 + MIPI CCS Demo☆74Updated 4 years ago
- ☆20Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆114Updated 10 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 11 months ago
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Updated 5 years ago
- IP Cores that can be used within Vivado☆27Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- IP Catalog for Raptor.☆17Updated last year
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated 8 months ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago