Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆36Jul 7, 2026Updated last month
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- ☆15Jul 3, 2024Updated 2 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated last week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 6 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 3 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated last month
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆52Apr 29, 2026Updated 3 months ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated last year
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- This repository holds all the projects and docs relating to our work with the Xilinx Zynq 7000 series FPGAs.☆10Apr 2, 2014Updated 12 years ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- stepper driver for Trinamic TMC5130 and STM32 board☆11Jun 18, 2021Updated 5 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆104Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository provides code for SVD and Importance sampling-based algorithms for large scale topic modeling.☆15Dec 14, 2020Updated 5 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- ☆10Apr 18, 2017Updated 9 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- ☆13Jun 14, 2026Updated last month
- Interacting with SAR data in standard formats in Python☆16Updated this week
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- Documents and Examples about Dragino products☆10Jan 7, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .☆15Apr 15, 2023Updated 3 years ago
- Deploy Telegram Bots on Heroku with Java API https://github.com/pengrad/java-telegram-bot-api☆17Apr 25, 2018Updated 8 years ago
- Kria Vitis platforms and overlays☆120Updated this week
- LabVIEW VIP package file for the Raspberry Pi Compatible Compiler for LabVIEW☆12May 21, 2016Updated 10 years ago
- Differen usable packages for Arduino Compiler for LabVIEW☆10Dec 13, 2020Updated 5 years ago
- 下载 jm 漫画☆15Sep 17, 2025Updated 10 months ago
- Docker Images definitions and utility scripts for rapid development and deployment of REDHAWK SDR systems, Domains, and Devices.☆12Jan 13, 2022Updated 4 years ago