Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆34Feb 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 4 months ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 28, 2026Updated last week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated this week
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- ☆15Jul 3, 2024Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated last year
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated 2 weeks ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- ☆29Jul 9, 2025Updated 8 months ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Python application demonstration code for mediapipe models (blazepalm/hand, blazeface, blazepose).☆24Mar 2, 2026Updated last week
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Dec 25, 2023Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆29May 5, 2022Updated 3 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated 11 months ago
- ☆13Aug 25, 2022Updated 3 years ago
- LabVIEW VIP package file for the Raspberry Pi Compatible Compiler for LabVIEW☆12May 21, 2016Updated 9 years ago
- DeepLTK Examples - Deep Learning Toolkit for LabVIEW☆16Dec 4, 2025Updated 3 months ago
- ☆34Nov 26, 2019Updated 6 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated 2 weeks ago