fpgadeveloper / zynqmp-hailo-aiLinks
Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
☆26Updated 6 months ago
Alternatives and similar repositories for zynqmp-hailo-ai
Users that are interested in zynqmp-hailo-ai are comparing it to the libraries listed below
Sorting:
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 4 months ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 6 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆45Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Asynchronous FIFO for FPGAs☆11Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆24Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆15Updated 9 years ago
- ☆27Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆14Updated 6 years ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆23Updated 4 months ago
- Python interface to PCIE☆39Updated 7 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago