Open-Channel Open-Way Flash Controller
☆26Sep 10, 2021Updated 5 years ago
Alternatives and similar repositories for OCOWFC
Users that are interested in OCOWFC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NVMe Controller featuring Hardware Acceleration☆119Jun 23, 2021Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆48Sep 27, 2017Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- ☆57Aug 18, 2026Updated 3 weeks ago
- Wishbone SATA Controller☆28Aug 24, 2026Updated 2 weeks ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆113May 8, 2026Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆64Feb 25, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cosmos OpenSSD + Hardware and Software source distribution☆256Jul 29, 2022Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 2 months ago
- ☆89Jun 27, 2022Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- a simple single thread kv demo, use skiplist and dict as the main store sturctrue. now only support epoll multiplexer and string kv. and …☆13Jan 2, 2019Updated 7 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jul 7, 2026Updated 2 months ago
- ☆22Jul 28, 2021Updated 5 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 10 months ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Dec 2, 2017Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Dec 23, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago