yhqiu16 / OCOWFCLinks
Open-Channel Open-Way Flash Controller
☆17Updated 3 years ago
Alternatives and similar repositories for OCOWFC
Users that are interested in OCOWFC are comparing it to the libraries listed below
Sorting:
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- ☆21Updated last month
- ☆76Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆21Updated 5 years ago
- ☆43Updated 8 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- ☆64Updated 4 years ago
- ☆20Updated 2 years ago
- Wishbone SATA Controller☆19Updated 2 months ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆60Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago