yhqiu16 / OCOWFCLinks
Open-Channel Open-Way Flash Controller
☆20Updated 4 years ago
Alternatives and similar repositories for OCOWFC
Users that are interested in OCOWFC are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 months ago
- ☆80Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Updated 3 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- ☆22Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆27Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- ☆36Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Updated 6 years ago
- APB Logic☆22Updated 2 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- ☆16Updated 4 years ago
- ☆36Updated 2 years ago
- Build an open source, extremely simple DMA.☆23Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- ☆44Updated 8 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- ☆20Updated 3 years ago