Open-Channel Open-Way Flash Controller
☆26Sep 10, 2021Updated 5 years ago
Alternatives and similar repositories for OCOWFC
Users that are interested in OCOWFC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NVMe Controller featuring Hardware Acceleration☆123Jun 23, 2021Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆49Sep 27, 2017Updated 9 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆114May 8, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ☆58Sep 30, 2026Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 9 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆21Nov 16, 2021Updated 4 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆263Jul 29, 2022Updated 4 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- ☆90Jun 27, 2022Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆64Feb 25, 2021Updated 5 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 3 months ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- a simple single thread kv demo, use skiplist and dict as the main store sturctrue. now only support epoll multiplexer and string kv. and …☆13Jan 2, 2019Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Oct 12, 2026Updated last week
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆12Dec 2, 2017Updated 8 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 12 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Blockchain Offload Engine☆17May 5, 2018Updated 8 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago