Alternatives and similar repositories for OCOWFC

Users that are interested in OCOWFC are comparing it to the libraries listed below

• yhqiu16 / NVMeCHA

  View on GitHub
  NVMe Controller featuring Hardware Acceleration
  ☆101Jun 23, 2021Updated 4 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 3 months ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• coltonshane / WAVE-Vivado

  View on GitHub
  HDL and C source for WAVE Zynq Ultrascale+ SoC
  ☆19Nov 16, 2021Updated 4 years ago
• haifengch / axi_interconnect

  View on GitHub
  ☆28Jul 9, 2025Updated 7 months ago
• mcrl / NVMe

  View on GitHub
  ☆35Dec 10, 2023Updated 2 years ago
• Cosmos-OpenSSD / Cosmos-OpenSSD

  View on GitHub
  ☆48Sep 27, 2017Updated 8 years ago
• ikwzm / msgpack-vhdl

  View on GitHub
  MessagePack implementation for VHDL
  ☆11Nov 29, 2017Updated 8 years ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 4 years ago
• p4r4xor / Montgomery1024

  View on GitHub
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆13Nov 28, 2019Updated 6 years ago
• yu-zou / DirectNVM

  View on GitHub
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆58Feb 25, 2021Updated 4 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• subutai-attic / liquid-router

  View on GitHub
  The Subutai™ Router open hardware project sources.
  ☆14Oct 2, 2017Updated 8 years ago
• liuguangxi / gng

  View on GitHub
  Gaussian noise generator Verilog IP core
  ☆32May 22, 2023Updated 2 years ago
• Elphel / x393_sata

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆34May 12, 2020Updated 5 years ago
• fpgadeveloper / ethernet-fmc-processorless

  View on GitHub
  Example designs for using Ethernet FMC without a processor (ie. state machine based)
  ☆34Nov 21, 2024Updated last year
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Nov 8, 2025Updated 3 months ago
• antmicro / nvme-verilog-pcie

  View on GitHub
  ☆82Jun 27, 2022Updated 3 years ago
• yhqiu16 / TRAM

  View on GitHub
  Template-based Reconfigurable Architecture Modeling Framework
  ☆14Aug 16, 2022Updated 3 years ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• coltonshane / SSD_Test

  View on GitHub
  SSD test project using Zynq Ultrascale+ bare metal NVMe.
  ☆22Oct 8, 2021Updated 4 years ago
• Cosmos-OpenSSD / Cosmos-plus-OpenSSD

  View on GitHub
  Cosmos OpenSSD + Hardware and Software source distribution
  ☆234Jul 29, 2022Updated 3 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• ultraembedded / core_axi_cache

  View on GitHub
  128KB AXI cache (32-bit in, 256-bit out)
  ☆55May 10, 2021Updated 4 years ago
• ATaylorCEngFIET / Genesys_ZU_MIPI_PCAM

  View on GitHub
  Imaging application using MIPI and DisplayPort to process image
  ☆25Feb 13, 2020Updated 6 years ago
• AugustinJose1221 / FFTx32

  View on GitHub
  A 32 point radix-2 FFT module written in Verilog
  ☆25Jun 28, 2020Updated 5 years ago
• cjhonlyone / NandFlashController

  View on GitHub
  AXI Interface Nand Flash Controller (Sync mode)
  ☆101Aug 9, 2024Updated last year
• ultraembedded / core_ft60x_axi

  View on GitHub
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Jun 6, 2020Updated 5 years ago
• NingHeChuan / Open-FPGA

  View on GitHub
  Devotes to open source FPGA
  ☆28May 9, 2020Updated 5 years ago
• subutai-attic / pars

  View on GitHub
  ☆30Apr 1, 2017Updated 8 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆31Oct 31, 2021Updated 4 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago