Open-Channel Open-Way Flash Controller
☆26Sep 10, 2021Updated 5 years ago
Alternatives and similar repositories for OCOWFC
Users that are interested in OCOWFC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NAND Controller, targeting ONFI and non-compliant flash☆14Jun 29, 2026Updated 4 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆115May 8, 2026Updated 6 months ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆49Sep 27, 2017Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cosmos OpenSSD + Hardware and Software source distribution☆265Jul 29, 2022Updated 4 years ago
- Open-NVM Software Source Code☆10Jul 3, 2015Updated 11 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ☆60Sep 30, 2026Updated last month
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆21Nov 16, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Aug 26, 2016Updated 10 years ago
- Computational Storage Device based on the open source project OpenSSD.☆33Oct 25, 2020Updated 6 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- Real-Time Image Processing for ASIC/FGPA☆30Feb 23, 2022Updated 4 years ago
- ☆92Jun 27, 2022Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Aug 19, 2020Updated 6 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 4 months ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- ☆23Jul 2, 2020Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 5 years ago
- ☆12Dec 2, 2017Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Oct 12, 2026Updated 3 weeks ago
Are these results useful?