hdl-util / i2cLinks
Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
☆31Updated 5 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Portable HyperRAM controller☆62Updated last year
- Wishbone controlled I2C controllers☆56Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆38Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 4 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- sample VCD files☆40Updated 3 weeks ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago