hdl-util / i2cLinks
Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
☆28Updated 5 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Tools for FPGA development.☆47Updated this week
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago