KasuganoSoraaa / simple-AXI2AHB-bridgeLinks
AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
☆41Updated 3 years ago
Alternatives and similar repositories for simple-AXI2AHB-bridge
Users that are interested in simple-AXI2AHB-bridge are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆53Updated 4 years ago
- ☆20Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- ☆37Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆26Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆43Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆64Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- ☆23Updated 2 months ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- APB to I2C☆43Updated 11 years ago