KasuganoSoraaa / simple-AXI2AHB-bridgeLinks
AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
☆42Updated 3 years ago
Alternatives and similar repositories for simple-AXI2AHB-bridge
Users that are interested in simple-AXI2AHB-bridge are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆49Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆20Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- ☆36Updated 9 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- ☆25Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AXI总线连接器☆99Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- ☆10Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆24Updated 11 months ago
- ☆65Updated 9 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- ☆55Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Sample UVM code for axi ram dut☆34Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago