nimish15shah / DAG_ProcessorLinks
A DAG processor and compiler for a tree-based spatial datapath.
☆13Updated 2 years ago
Alternatives and similar repositories for DAG_Processor
Users that are interested in DAG_Processor are comparing it to the libraries listed below
Sorting:
- ☆27Updated 2 months ago
- ☆34Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- Open-source of MSD framework☆16Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- ☆18Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆45Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- ☆10Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- ☆41Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆71Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆28Updated last week
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆71Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago