USB capture IP
☆27Jun 6, 2020Updated 6 years ago
Alternatives and similar repositories for core_usb_sniffer
Users that are interested in core_usb_sniffer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB2.0 Device Controller IP Core☆19Aug 18, 2023Updated 3 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 4 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆30Dec 19, 2016Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Qt-based software for USB2Sniffer☆36Oct 1, 2025Updated 11 months ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- Tool for Atheros ART partition☆11Oct 9, 2017Updated 8 years ago
- Montgomery multiply☆12Mar 21, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- ☆15Sep 2, 2020Updated 6 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- HARV - HArdened Risc-V☆18Mar 10, 2022Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year