ultraembedded/core_usb_sniffer external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/core_usb_sniffer

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/core_usb_sniffer)

Close

ultraembedded / core_usb_snifferView on GitHubMore

• External links
• Readme badge

USB capture IP

☆25Jun 6, 2020Updated 5 years ago

Alternatives and similar repositories for core_usb_sniffer

Users that are interested in core_usb_sniffer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆12Apr 2, 2025Updated 11 months ago
• ultraembedded / usb2sniffer

  View on GitHub
  USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)
  ☆59Jun 6, 2020Updated 5 years ago
• DaveBerkeley / fpga

  View on GitHub
  Verilog FPGA code : including experimental DSP audio processor
  ☆13Dec 1, 2020Updated 5 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• Zeba-Xie / Open-USB2.0-Device-Controller

  View on GitHub
  USB2.0 Device Controller IP Core
  ☆15Aug 18, 2023Updated 2 years ago
• ultraembedded / core_usb_uart

  View on GitHub
  USB serial device (CDC-ACM)
  ☆45Jun 28, 2020Updated 5 years ago
• ramanmangla / Digital-Audio-Equalizer

  View on GitHub
  Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
  ☆12Aug 9, 2019Updated 6 years ago
• risclite / rv32m-multiplier-and-divider

  View on GitHub
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆14Mar 17, 2020Updated 6 years ago
• tomverbeure / usb_system

  View on GitHub
  SpinalHDL USB system for the ULPI based Arrow DECA board
  ☆20Jan 9, 2022Updated 4 years ago
• coflery / STM32F4_USB_SoundCard

  View on GitHub
  fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard
  ☆16Aug 3, 2019Updated 6 years ago
• wkoszek / libxbf

  View on GitHub
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆14Nov 16, 2015Updated 10 years ago
• rushxrushx / stm32f4_usbaudio2

  View on GitHub
  Cheapest UAC2 using STM32F407+USB3300
  ☆21Feb 26, 2025Updated last year
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆43Jun 5, 2021Updated 4 years ago
• RoaLogic / Hamming-ECC

  View on GitHub
  Hamming ECC Encoder and Decoder to protect memories
  ☆35Jan 28, 2025Updated last year
• ultraembedded / usb_sniffer

  View on GitHub
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆60May 26, 2020Updated 5 years ago
• ultraembedded / core_soc

  View on GitHub
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆68May 8, 2020Updated 5 years ago
• suraj-srinivas / Huffman-encoder

  View on GitHub
  Huffman encoder
  ☆10Sep 8, 2013Updated 12 years ago
• ultraembedded / core_ulpi_wrapper

  View on GitHub
  ULPI Link Wrapper (USB Phy Interface)
  ☆37May 3, 2020Updated 5 years ago
• ultraembedded / core_axi_cache

  View on GitHub
  128KB AXI cache (32-bit in, 256-bit out)
  ☆55May 10, 2021Updated 4 years ago
• pixclk / w80xprog

  View on GitHub
  A command line programmer interfacing for Winner Marco 800 series chips.
  ☆10May 6, 2024Updated last year
• borgestrand / winuac2

  View on GitHub
  Open Source Windows UAC2 driver
  ☆20Feb 24, 2013Updated 13 years ago
• dominiksalvet / risc63

  View on GitHub
  Custom 64-bit pipelined RISC processor
  ☆18Dec 8, 2025Updated 3 months ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆17May 21, 2014Updated 11 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• lambdaconcept / usb2sniffer-qt

  View on GitHub
  Qt-based software for USB2Sniffer
  ☆35Oct 1, 2025Updated 5 months ago
• xarc / harv

  View on GitHub
  HARV - HArdened Risc-V
  ☆16Mar 10, 2022Updated 4 years ago
• google / verilogpp

  View on GitHub
  ☆17Jun 5, 2024Updated last year
• ZipCPU / dspfilters

  View on GitHub
  A collection of demonstration digital filters
  ☆167Jan 18, 2024Updated 2 years ago
• Starrynightzyq / Delta-Sigma-Modulator

  View on GitHub
  Delta-Sigma modulator (DSM) for fractional phase locked loop.
  ☆34May 28, 2021Updated 4 years ago
• verilog-to-routing / libsdcparse

  View on GitHub
  ☆13Updated this week
• ultraembedded / core_usb_cdc

  View on GitHub
  Basic USB-CDC device core (Verilog)
  ☆88May 15, 2021Updated 4 years ago
• s117 / FastMultiplier

  View on GitHub
  a fast multiplier implement using verilog
  ☆13Dec 23, 2014Updated 11 years ago
• zhangkunming0216 / FIFO_-asynchronous

  View on GitHub
  异步FIFO的内部实现
  ☆25Aug 26, 2018Updated 7 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆23Jun 10, 2018Updated 7 years ago
• tarik-ibrahimovic / eduBOS5

  View on GitHub
  A compact, configurable RISC-V core
  ☆13Jul 31, 2025Updated 7 months ago
• ZipCPU / wbspi

  View on GitHub
  A collection of SPI related cores
  ☆21Nov 12, 2024Updated last year
• xbmc / audiodecoder.sacd

  View on GitHub
  Super Audio CD ISO-Image decoder addon
  ☆16Feb 27, 2026Updated 3 weeks ago
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆95Feb 17, 2022Updated 4 years ago