thinkoco / microsoft_fpga
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
☆55Updated 2 years ago
Alternatives and similar repositories for microsoft_fpga
Users that are interested in microsoft_fpga are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆137Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- 国产VU13P加速卡资料☆72Updated last month
- DisplayPort IP-core☆63Updated this week
- Tang Mega 138K Pro examples☆70Updated 3 weeks ago
- ☆46Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- ☆59Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- ☆18Updated 3 years ago
- YPCB-00338-1P1 Hack☆39Updated 4 months ago
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆24Updated 7 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆103Updated 3 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆12Updated 5 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆22Updated 3 years ago