thinkoco / microsoft_fpgaLinks
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
☆63Updated 3 years ago
Alternatives and similar repositories for microsoft_fpga
Users that are interested in microsoft_fpga are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆155Updated 2 years ago
- 国产VU13P加速卡资料☆79Updated 8 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- DisplayPort IP-core☆82Updated 2 months ago
- ☆79Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆38Updated 10 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- YPCB-00338-1P1 Hack☆72Updated 10 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- ☆53Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog SPI master and slave☆61Updated 9 years ago
- ☆19Updated 4 years ago
- ☆36Updated 5 years ago
- Tang Mega 138K Pro examples☆91Updated 3 months ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆126Updated 6 months ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆143Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- ☆18Updated 4 years ago