thinkoco / microsoft_fpgaLinks
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
☆63Updated 3 years ago
Alternatives and similar repositories for microsoft_fpga
Users that are interested in microsoft_fpga are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆46Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆163Updated 2 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- YPCB-00338-1P1 Hack☆78Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆89Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- DisplayPort IP-core☆83Updated last month
- ☆80Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Tang Mega 138K Pro examples☆95Updated 5 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- ☆54Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 8 months ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆114Updated this week
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- ☆20Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆62Updated 6 years ago
- ☆34Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆51Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- ☆18Updated 4 years ago
- Verilog SPI master and slave☆62Updated 10 years ago