thinkoco / microsoft_fpga
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
☆48Updated 2 years ago
Alternatives and similar repositories for microsoft_fpga:
Users that are interested in microsoft_fpga are comparing it to the libraries listed below
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆39Updated 4 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆122Updated last year
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- ☆53Updated 2 years ago
- ☆44Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- DisplayPort IP-core☆60Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- 国产VU13P加速卡资料☆61Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆42Updated 6 months ago
- SDRAM controller with AXI4 interface☆82Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆66Updated 7 months ago
- Tang Mega 138K Pro examples☆66Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆90Updated 4 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆35Updated 3 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆21Updated 3 years ago
- A simple DDR3 memory controller☆53Updated 2 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆75Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 4 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆12Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆54Updated 5 years ago