thinkoco / microsoft_fpgaLinks
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
☆58Updated 2 years ago
Alternatives and similar repositories for microsoft_fpga
Users that are interested in microsoft_fpga are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆42Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆149Updated last year
- 国产VU13P加速卡资料☆76Updated 5 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- ☆76Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- DisplayPort IP-core☆72Updated 2 months ago
- YPCB-00338-1P1 Hack☆65Updated 8 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆50Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Verilog digital signal processing components☆151Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- Tang Mega 138K Pro examples☆78Updated 3 weeks ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆31Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago