FelixWinterstein / FPGA-shared-mem
Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
☆18Updated 7 years ago
Alternatives and similar repositories for FPGA-shared-mem:
Users that are interested in FPGA-shared-mem are comparing it to the libraries listed below
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- An FPGA-based NetTLP adapter☆24Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆32Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 6 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆43Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆17Updated 7 months ago
- ☆12Updated 9 years ago
- Verilog PCI express components☆20Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆23Updated 3 years ago
- ☆14Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year