FelixWinterstein / FPGA-shared-memLinks
Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
☆18Updated 8 years ago
Alternatives and similar repositories for FPGA-shared-mem
Users that are interested in FPGA-shared-mem are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last week
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 8 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆36Updated this week
- Hardware Snappy decompressor☆11Updated last year
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- ☆88Updated 3 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Virtio implementation in SystemVerilog☆48Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28Updated 8 years ago
- RISC-V IOMMU in verilog☆23Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago