FelixWinterstein / FPGA-shared-memLinks
Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
☆18Updated 7 years ago
Alternatives and similar repositories for FPGA-shared-mem
Users that are interested in FPGA-shared-mem are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆14Updated last year
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆19Updated 7 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆23Updated this week
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆33Updated 4 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆27Updated 10 months ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆13Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs