FelixWinterstein / FPGA-shared-mem
Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
☆18Updated 7 years ago
Alternatives and similar repositories for FPGA-shared-mem:
Users that are interested in FPGA-shared-mem are comparing it to the libraries listed below
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆28Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆13Updated 4 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆21Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- ☆14Updated 2 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆23Updated 6 months ago
- ☆24Updated last month
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆77Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- ☆21Updated last week
- ☆19Updated 4 years ago