AugustinJose1221 / FFTx32
A 32 point radix-2 FFT module written in Verilog
☆20Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for FFTx32
- ☆16Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- AXI Interconnect☆46Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ☆20Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- UART -> AXI Bridge☆57Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- ☆36Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- ☆34Updated 9 years ago
- ☆11Updated 5 years ago
- Maven Silicon Project☆18Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- ☆21Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago