A 32 point radix-2 FFT module written in Verilog
☆25Jun 28, 2020Updated 5 years ago
Alternatives and similar repositories for FFTx32
Users that are interested in FFTx32 are comparing it to the libraries listed below
Sorting:
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- ☆25Aug 11, 2021Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆31Feb 9, 2018Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- APB Logic☆24Feb 24, 2026Updated last week
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Pipeline FFT Implementation in Verilog HDL☆161Apr 14, 2019Updated 6 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Jan 31, 2023Updated 3 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated 2 weeks ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago