AugustinJose1221 / FFTx32Links
A 32 point radix-2 FFT module written in Verilog
☆24Updated 5 years ago
Alternatives and similar repositories for FFTx32
Users that are interested in FFTx32 are comparing it to the libraries listed below
Sorting:
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- ☆20Updated 2 years ago
- ☆21Updated 5 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- UART -> AXI Bridge☆62Updated 4 years ago
- ☆26Updated 4 years ago
- AXI Interconnect☆51Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆21Updated 11 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆68Updated 4 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 2 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year