mcrl/NVMe external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

mcrl/NVMe

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/mcrl/NVMe)

Close

mcrl / NVMeView on GitHubMore

• External links
• Readme badge

☆35Dec 10, 2023Updated 2 years ago

Alternatives and similar repositories for NVMe

Users that are interested in NVMe are comparing it to the libraries listed below

• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• giuseppedongiovanni / nvme_comp_storage

  View on GitHub
  Computational Storage Device based on the open source project OpenSSD.
  ☆30Oct 25, 2020Updated 5 years ago
• antmicro / openssd-nvme

  View on GitHub
  ☆35Mar 10, 2021Updated 4 years ago
• DUNE / pl-nvme

  View on GitHub
  ☆36Aug 19, 2020Updated 5 years ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• antmicro / nvme-verilog-pcie

  View on GitHub
  ☆83Jun 27, 2022Updated 3 years ago
• yhqiu16 / NVMeCHA

  View on GitHub
  NVMe Controller featuring Hardware Acceleration
  ☆101Jun 23, 2021Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• yu-zou / DirectNVM

  View on GitHub
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆58Feb 25, 2021Updated 5 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy

  View on GitHub
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆27Feb 7, 2023Updated 3 years ago
• haifengch / axi_interconnect

  View on GitHub
  ☆28Jul 9, 2025Updated 7 months ago
• yhqiu16 / OCOWFC

  View on GitHub
  Open-Channel Open-Way Flash Controller
  ☆22Sep 10, 2021Updated 4 years ago
• shengwenliang / fpga-nvme-controller

  View on GitHub
  Chisel NVMe controller
  ☆25Nov 24, 2022Updated 3 years ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• waviousllc / wav-slink-hw

  View on GitHub
  An Open Source Link Protocol and Controller
  ☆29Jul 26, 2021Updated 4 years ago
• Cosmos-OpenSSD / Cosmos-plus-OpenSSD

  View on GitHub
  Cosmos OpenSSD + Hardware and Software source distribution
  ☆235Jul 29, 2022Updated 3 years ago
• suixin1424 / pcileech-nvme

  View on GitHub
  FPGA card looks like an nvme controller, but hides inside pcileech-fpga researching tool.
  ☆37Mar 24, 2025Updated 11 months ago
• lnls-dig / dsp-cores

  View on GitHub
  Repository containing the DSP gateware cores
  ☆14Feb 6, 2026Updated 3 weeks ago
• Gabriele-bot / 100G-verilog-RoCEv2-lite

  View on GitHub
  TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
  ☆41Updated this week
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 4 months ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• luinaudt / deparser

  View on GitHub
  ☆16Dec 16, 2021Updated 4 years ago
• pulp-platform / TeraNoC

  View on GitHub
  An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.
  ☆35Feb 12, 2026Updated 2 weeks ago
• FernandoGuiomar / CPR_VHDL

  View on GitHub
  VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
  ☆16Dec 6, 2020Updated 5 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• alexforencich / pin-uart

  View on GitHub
  FPGA board-level debugging and reverse-engineering tool
  ☆39Mar 24, 2023Updated 2 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• fpgadeveloper / ethernet-fmc-processorless

  View on GitHub
  Example designs for using Ethernet FMC without a processor (ie. state machine based)
  ☆34Feb 19, 2026Updated last week
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Nov 8, 2025Updated 3 months ago
• paulscherrerinstitute / PsiIpPackage

  View on GitHub
  TCL framework to package Vivado IP-Cores
  ☆14May 18, 2022Updated 3 years ago
• ANSSI-FR / IPECC

  View on GitHub
  A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
  ☆46Nov 24, 2025Updated 3 months ago
• CRZ-Technology / OpenSSD-OpenChannelSSD

  View on GitHub
  ☆46Updated this week
• opencpi / opencpi

  View on GitHub
  Open Component Portability Infrastructure
  ☆62May 1, 2021Updated 4 years ago
• SensorsINI / EDFLOW

  View on GitHub
  Vivado HLS implementation of EDFLOW IP
  ☆16Mar 8, 2022Updated 3 years ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• falwat / code_repo

  View on GitHub
  My code repositry for common use.
  ☆23Dec 31, 2021Updated 4 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• tomverbeure / jtag_uart_example

  View on GitHub
  Mini CPU design with JTAG UART support
  ☆21Jun 8, 2021Updated 4 years ago
• MichaelMelkor / Vivado_Batch_Mode_Tool

  View on GitHub
  A tool for those who want to use Vivado's batch mode more easily
  ☆17Dec 16, 2019Updated 6 years ago