BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance.
☆39Aug 9, 2026Updated 2 months ago
Alternatives and similar repositories for BRISKI
Users that are interested in BRISKI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- Various utilities for the Brevitas (https://github.com/Xilinx/brevitas) framework for neural network quantization in PyTorch☆11Jan 16, 2026Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆11Mar 22, 2022Updated 4 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- ☆13Oct 23, 2026Updated 2 weeks ago
- ☆15Sep 25, 2026Updated last month
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 10 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆78Oct 15, 2026Updated 3 weeks ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Menu bar app to quickly hide or display your desktop files☆12Jan 2, 2023Updated 3 years ago
- Chip renders (PNG) for Tiny Tapeouts shuttles☆15Sep 23, 2026Updated last month
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Oct 2, 2026Updated last month
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆55Apr 11, 2026Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆70Updated this week
- RISC-V out-of-order core for education and research purposes☆103Updated this week
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆26Apr 25, 2025Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 6 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆25Aug 24, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- ☆13Oct 18, 2026Updated 3 weeks ago
- Open5gs for Satellite Networks, DeepWiki https://deepwiki.com/root-hbx/open5gs-satellite☆13Jan 9, 2026Updated 9 months ago
- ☆19Oct 1, 2024Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago