riadhbenabdelhamid / BRISKIView external linksLinks
BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance.
☆29Nov 28, 2025Updated 2 months ago
Alternatives and similar repositories for BRISKI
Users that are interested in BRISKI are comparing it to the libraries listed below
Sorting:
- ☆14Dec 27, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 5 months ago
- ☆18Oct 6, 2025Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆22Aug 24, 2022Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Apr 21, 2024Updated last year
- ☆306Jan 23, 2026Updated 3 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆27Jan 26, 2020Updated 6 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Introduction to Chip Design☆51Feb 6, 2026Updated last week
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated 3 weeks ago
- Fabric generator and CAD tools.☆217Updated this week
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Dec 29, 2025Updated last month
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Feb 10, 2026Updated last week