rooinasuit / AXI_to_SPILinks
Designing means to communicate as an SPI master, being a part of AXI interface
☆17Updated last year
Alternatives and similar repositories for AXI_to_SPI
Users that are interested in AXI_to_SPI are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆31Updated 3 weeks ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆22Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆34Updated 10 years ago
- ☆25Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆19Updated last year
- SystemVerilog examples and projects☆17Updated 2 weeks ago
- SystemVerilog UVM testbench example☆32Updated last year
- Structured UVM Course☆43Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- AXI Interconnect☆49Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago