rooinasuit / AXI_to_SPILinks
Designing means to communicate as an SPI master, being a part of AXI interface
☆17Updated last year
Alternatives and similar repositories for AXI_to_SPI
Users that are interested in AXI_to_SPI are comparing it to the libraries listed below
Sorting:
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆20Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- ☆47Updated 4 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- AXI Interconnect☆52Updated 4 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆55Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- SystemVerilog UVM testbench example☆33Updated last year
- Examples and reference for System Verilog Assertions☆87Updated 8 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- UART design in SV and verification using UVM and SV☆47Updated 5 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- General Purpose AXI Direct Memory Access☆57Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- SystemVerilog examples and projects☆18Updated 2 months ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year