rooinasuit / AXI_to_SPI
Designing means to communicate as an SPI master, being a part of AXI interface
☆17Updated last year
Alternatives and similar repositories for AXI_to_SPI:
Users that are interested in AXI_to_SPI are comparing it to the libraries listed below
- ☆16Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 8 months ago
- Verification IP for APB protocol☆56Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- ☆17Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆19Updated 10 months ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆38Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆57Updated 11 months ago
- AXI Interconnect☆47Updated 3 years ago
- Python Tool for UVM Testbench Generation☆50Updated 7 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆28Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆12Updated 2 years ago
- ☆35Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆30Updated 2 years ago
- To design test bench of the APB protocol☆16Updated 4 years ago