rooinasuit / AXI_to_SPI
Designing means to communicate as an SPI master, being a part of AXI interface
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AXI_to_SPI
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆16Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- ☆36Updated 3 years ago
- ☆16Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- ☆20Updated 5 years ago
- An UVM example of UART☆14Updated 4 years ago
- ☆12Updated 2 years ago
- ☆17Updated 9 years ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- ☆23Updated 7 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago