rooinasuit / AXI_to_SPI
Designing means to communicate as an SPI master, being a part of AXI interface
☆14Updated last year
Related projects: ⓘ
- ☆14Updated last year
- SystemVerilog examples and projects☆17Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Updated 4 years ago
- Python Tool for UVM Testbench Generation☆48Updated 4 months ago
- ☆15Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆40Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- CORE-V MCU UVM Environment and Test Bench☆16Updated 2 months ago
- ☆19Updated this week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 5 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- To design test bench of the APB protocol☆16Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆24Updated 4 years ago
- ☆22Updated 5 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆19Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆15Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆18Updated 7 years ago
- This is the repository for the IEEE version of the book☆47Updated 3 years ago
- ☆13Updated 2 years ago
- Structured UVM Course☆32Updated 8 months ago
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆20Updated 6 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- Implementation of the PCIe physical layer☆28Updated 4 years ago