Alternatives and similar repositories for aigverse

Users that are interested in aigverse are comparing it to the libraries listed below

• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆75Updated this week
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆21Updated 4 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆21Updated last month
• munich-quantum-toolkit / syrec
  SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits
  ☆31Updated this week
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆16Updated 2 months ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆50Updated last month
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆18Updated 3 months ago
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• nbulsi / also
  A logic synthesis tool
  ☆77Updated 3 weeks ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆19Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated 2 weeks ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆34Updated last year
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆29Updated 2 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆54Updated 6 months ago
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆21Updated 9 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• SPbSAT / cirbo
  ☆22Updated 2 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 9 months ago
• snishizawa / asap7_snps
  Supplemental technology files for ASAP7 PDK with Synopsys design flow
  ☆16Updated 2 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆86Updated last month
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆203Updated 3 weeks ago
• mflowgen / skywater-130nm
  ASIC Design kit for Skywater 130 for use with mflowgen
  ☆12Updated 2 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆27Updated 5 years ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year