Alternatives and similar repositories for aigverse

Users that are interested in aigverse are comparing it to the libraries listed below

• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆78Updated this week
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆21Updated 4 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆195Updated last year
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆78Updated last month
• mflowgen / skywater-130nm
  ASIC Design kit for Skywater 130 for use with mflowgen
  ☆13Updated 2 years ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆16Updated 3 months ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆22Updated 9 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆51Updated last month
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆21Updated last week
• munich-quantum-toolkit / syrec
  SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits
  ☆31Updated this week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• SPbSAT / cirbo
  ☆22Updated 2 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆28Updated 5 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆55Updated 7 months ago
• lsils / kitty
  C++ truth table library
  ☆59Updated last month
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆90Updated 3 weeks ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆18Updated 4 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆35Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆247Updated 3 weeks ago
• NVlabs / Differentiable-Global-Router
  ☆18Updated 9 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆36Updated 5 years ago