marcelwa / aigverseLinks
A Python library for working with logic networks, synthesis, and optimization.
☆65Updated this week
Alternatives and similar repositories for aigverse
Users that are interested in aigverse are comparing it to the libraries listed below
Sorting:
- An open-source design automation framework for Field-coupled Nanotechnologies☆78Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- ☆28Updated 4 years ago
- ☆18Updated 4 years ago
- A design automation framework to engineer decision diagrams yourself☆22Updated last week
- SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits☆36Updated this week
- ☆24Updated 3 weeks ago
- State-of-the-art in reversible logic synthesis☆23Updated 9 years ago
- A circuit toolkit☆105Updated 5 years ago
- A logic synthesis tool☆82Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- IDEA project source files☆108Updated 2 weeks ago
- ☆13Updated 3 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- C++ logic network library☆258Updated last month
- ☆27Updated last year
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year