marcelwa / aigverse
A Python library for working with logic networks, synthesis, and optimization.
☆12Updated this week
Alternatives and similar repositories for aigverse:
Users that are interested in aigverse are comparing it to the libraries listed below
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated 2 weeks ago
- ☆25Updated 4 years ago
- A design automation framework to engineer decision diagrams yourself☆21Updated last week
- ☆16Updated 4 years ago
- Research paper based on or related to ABC.☆36Updated 2 weeks ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- ☆17Updated 2 weeks ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- State-of-the-art in reversible logic synthesis☆18Updated 8 years ago
- ☆12Updated 2 years ago
- C++ header-only reasoning library☆14Updated 9 months ago
- C++ truth table library☆53Updated last year
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆15Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆69Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 9 months ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 weeks ago
- ☆10Updated 5 years ago
- ☆12Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 6 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- ☆15Updated 2 years ago
- A circuit toolkit☆100Updated 5 years ago
- ☆13Updated 4 years ago