Alternatives and similar repositories for aigverse

Users that are interested in aigverse are comparing it to the libraries listed below

• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆85Updated this week
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆24Updated 9 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 10 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆22Updated 8 months ago
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆25Updated last week
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆19Updated 5 years ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆21Updated 9 months ago
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 5 months ago
• munich-quantum-toolkit / syrec
  SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits
  ☆37Updated this week
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆107Updated 5 years ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆20Updated 2 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆70Updated 3 weeks ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆41Updated last year
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆30Updated 3 years ago
• amahzoon / genmul
  ☆19Updated 5 years ago
• UCLA-VAST / DPQA
  ☆24Updated last year
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆56Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆80Updated 2 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆61Updated last year
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks
  ☆16Updated 4 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated 2 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆30Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆30Updated 6 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆27Updated last year
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆14Updated last year
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆24Updated 2 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 3 months ago