Alternatives and similar repositories for aigverse

Users that are interested in aigverse are comparing it to the libraries listed below

• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆80Updated this week
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆200Updated last year
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 7 months ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆59Updated last week
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆58Updated 10 months ago
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆24Updated last week
• munich-quantum-toolkit / syrec
  SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits
  ☆35Updated this week
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆69Updated last week
• IntelLabs / FloorSet
  ☆77Updated 5 months ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆21Updated 5 months ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆23Updated last year
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks
  ☆13Updated last month
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• mflowgen / skywater-130nm
  ASIC Design kit for Skywater 130 for use with mflowgen
  ☆13Updated 2 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆109Updated last month
• NVlabs / Differentiable-Global-Router
  ☆21Updated 11 months ago
• SPbSAT / cirbo
  ☆24Updated last month
• Yu-Maryland / Verilog-to-PyG
  ☆27Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆19Updated 2 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆96Updated last week
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆36Updated 4 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆38Updated last year
• NVlabs / INSTA
  ☆89Updated 5 months ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆39Updated 5 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆24Updated 2 years ago