chengyinwu / QuteRTLView external linksLinks
QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
☆16Nov 8, 2016Updated 9 years ago
Alternatives and similar repositories for QuteRTL
Users that are interested in QuteRTL are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆16May 24, 2023Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated last month
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last week
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆31Dec 2, 2023Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 2 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 6 years ago