chengyinwu / QuteRTL

Related projects ⓘ

Alternatives and complementary repositories for QuteRTL

• amahzoon / genmul
  ☆14Updated 3 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 4 months ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆15Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• fangwenji / tacas23-wasim
  ☆12Updated last year
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆13Updated last month
• Entropy-xcy / sns
  ☆12Updated 2 years ago
• IntelLabs / FloorSet
  ☆50Updated 3 weeks ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated 2 months ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆61Updated 4 years ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆17Updated last year
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 4 months ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆15Updated last week
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆24Updated 2 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 3 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 months ago
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆16Updated this week
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• cure-lab / DeepGate2
  ☆14Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆33Updated last week
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆23Updated 4 years ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated 2 weeks ago