Alternatives and similar repositories for QuteRTL

Users that are interested in QuteRTL are comparing it to the libraries listed below

• sterin / super-prove-build
  ☆13Updated 5 years ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• iscas-tis / CHA
  ☆19Updated last year
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆16Updated 5 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆30Updated 6 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 8 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆43Updated 3 weeks ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 6 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆19Updated 2 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 5 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 3 months ago
• gpt4rtl / AutoSVA2
  ☆17Updated last year
• wincle626 / HLS_Legup
  ☆29Updated 8 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆17Updated 7 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆39Updated last month
• efeslab / hardware-bugbase
  ☆19Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated 9 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆47Updated this week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆62Updated last month