chengyinwu / QuteRTLLinks
QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
☆16Updated 8 years ago
Alternatives and similar repositories for QuteRTL
Users that are interested in QuteRTL are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- ☆13Updated 4 years ago
- ☆13Updated 4 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- ☆15Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago
- ☆17Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- ☆12Updated 2 years ago
- ☆24Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- RISC-V Formal in Chisel☆11Updated last year
- ☆10Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Hardware Formal Verification☆15Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago