Xilinx/PYNQ_Composable_Pipeline external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/PYNQ_Composable_Pipeline

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/PYNQ_Composable_Pipeline)

Close

Xilinx / PYNQ_Composable_PipelineView on GitHubMore

• External links
• Readme badge

PYNQ Composabe Overlays

☆75Jun 17, 2024Updated last year

Alternatives and similar repositories for PYNQ_Composable_Pipeline

Users that are interested in PYNQ_Composable_Pipeline are comparing it to the libraries listed below

• Xilinx / DPU-PYNQ

  View on GitHub
  DPU on PYNQ
  ☆243Aug 12, 2025Updated 6 months ago
• Xilinx / PYNQ-HelloWorld

  View on GitHub
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆107Oct 31, 2022Updated 3 years ago
• byuccl / PYNQ-PRIO

  View on GitHub
  ☆15Apr 11, 2025Updated 10 months ago
• Xilinx / finn-examples

  View on GitHub
  Dataflow QNN inference accelerator examples on FPGAs
  ☆244Aug 26, 2025Updated 6 months ago
• Xilinx / PYNQ-ZU

  View on GitHub
  PYNQ-ZU, AUP UltraScale+ MPSoC academic board
  ☆28Oct 6, 2025Updated 4 months ago
• Xilinx / Kria-PYNQ

  View on GitHub
  PYNQ support and examples for Kria SOMs
  ☆124Aug 20, 2024Updated last year
• Xilinx / PYNQ_Peripherals

  View on GitHub
  ☆24Dec 3, 2021Updated 4 years ago
• Xilinx / PYNQ_Workshop

  View on GitHub
  ☆462Sep 10, 2024Updated last year
• strath-sdr / rfsoc_frequency_planner

  View on GitHub
  An RFSoC Frequency Planner developed using Python.
  ☆32May 22, 2023Updated 2 years ago
• Xilinx / logicnets

  View on GitHub
  Train and deploy LUT-based neural networks on FPGAs
  ☆107Jun 12, 2024Updated last year
• Xilinx / PYNQ-Networking

  View on GitHub
  Networking Overlay on PYNQ
  ☆50Mar 5, 2019Updated 6 years ago
• strath-sdr / rfsoc_sam

  View on GitHub
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆90Jan 28, 2026Updated last month
• MicroPhase / antsdr-pynq

  View on GitHub
  pynq framework for antsdr
  ☆37May 31, 2024Updated last year
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆52Mar 14, 2023Updated 2 years ago
• byuccl / BYU_PYNQ_PR_Video_Pipeline_Hardware

  View on GitHub
  BYU Pynq PR Video Pipeline Hardware
  ☆13Oct 2, 2025Updated 5 months ago
• NaelF / BinaryCoP

  View on GitHub
  Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
  ☆12Jul 1, 2021Updated 4 years ago
• Xilinx / kria-vitis-platforms

  View on GitHub
  Kria Vitis platforms and overlays
  ☆112May 17, 2025Updated 9 months ago
• Xilinx / LSTM-PYNQ

  View on GitHub
  ☆91Apr 15, 2020Updated 5 years ago
• Xilinx / PYNQ

  View on GitHub
  Python Productivity for ZYNQ
  ☆2,275Jan 20, 2026Updated last month
• strath-sdr / pynq_agc

  View on GitHub
  Demonstration of Automatic Gain Control with PYNQ
  ☆17Jun 28, 2022Updated 3 years ago
• linxiaobo110 / rps_u96

  View on GitHub
  ☆13Jul 14, 2020Updated 5 years ago
• Avnet / ZUBoard_1CG-PYNQ

  View on GitHub
  ☆19Sep 14, 2025Updated 5 months ago
• Xilinx / finn-hlslib

  View on GitHub
  Vitis HLS Library for FINN
  ☆215Updated this week
• Xilinx / RapidWright

  View on GitHub
  Build Customized FPGA Implementations for Vivado
  ☆355Feb 19, 2026Updated last week
• Xilinx / Xilinx_Kria_KV260_Workshop

  View on GitHub
  ☆52May 17, 2021Updated 4 years ago
• Xilinx / ZCU111-PYNQ

  View on GitHub
  Board files to build the ZCU111 PYNQ image
  ☆20Oct 11, 2022Updated 3 years ago
• Xilinx / Vitis_Libraries

  View on GitHub
  Vitis Libraries
  ☆1,071Feb 10, 2026Updated 3 weeks ago
• Xilinx / bootgen

  View on GitHub
  bootgen source code
  ☆57Nov 20, 2025Updated 3 months ago
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Jul 24, 2024Updated last year
• strath-sdr / rfsoc_ofdm

  View on GitHub
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Jan 28, 2026Updated last month
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆584Dec 17, 2025Updated 2 months ago
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow

  View on GitHub
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆31Apr 28, 2020Updated 5 years ago
• Xilinx / RFSoC-PYNQ

  View on GitHub
  Python productivity for RFSoC platforms
  ☆89Oct 31, 2025Updated 4 months ago
• Xilinx / PYNQ_Bootcamp

  View on GitHub
  PYNQ Bootcamp 2019-2024 teaching materials.
  ☆52Dec 18, 2024Updated last year
• strath-sdr / rfsoc_studio

  View on GitHub
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆36Jan 24, 2023Updated 3 years ago
• Xilinx / XilinxBoardStore

  View on GitHub
  ☆316Updated this week
• strath-sdr / rfsoc_qpsk

  View on GitHub
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆114Jan 28, 2026Updated last month
• verilog-to-routing / ezgl

  View on GitHub
  ☆10Nov 13, 2025Updated 3 months ago
• JennySmith888 / 100GBE-PYNQ

  View on GitHub
  ☆19Sep 15, 2021Updated 4 years ago