Xilinx / XRM
XRM (Xilinx FPGA Resource Manager) Document:
☆23Updated last year
Related projects ⓘ
Alternatives and complementary repositories for XRM
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆21Updated last year
- ☆15Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆60Updated last year
- ☆61Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆27Updated 5 years ago
- ☆23Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- ETHZ Heterogeneous Accelerated Compute Cluster.☆29Updated last month
- Heterogenous ML accelerator☆16Updated last month
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ☆25Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆25Updated last month
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆18Updated last year
- A graph linear algebra overlay☆49Updated last year
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- ☆19Updated last year
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆15Updated 3 years ago
- ☆22Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆37Updated 4 months ago
- CGRA framework with vectorization support.☆19Updated this week
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- EQueue Dialect☆39Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 4 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆38Updated 6 months ago