Xilinx / XRMLinks
XRM (Xilinx FPGA Resource Manager) Document:
☆25Updated last year
Alternatives and similar repositories for XRM
Users that are interested in XRM are comparing it to the libraries listed below
Sorting:
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated last month
- ☆103Updated last week
- The Riallto Open Source Project from AMD☆82Updated 3 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆17Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆65Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆75Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- ☆29Updated 6 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Updated last year
- ☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆58Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 11 months ago
- ☆92Updated last year
- ☆14Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆16Updated 2 years ago
- ☆21Updated 5 months ago
- SST Architectural Simulation Components and Libraries☆97Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆37Updated last week
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago