Xilinx / XRM
XRM (Xilinx FPGA Resource Manager) Document:
☆23Updated last year
Alternatives and similar repositories for XRM:
Users that are interested in XRM are comparing it to the libraries listed below
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- ☆28Updated 4 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆38Updated 6 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 4 years ago
- ☆27Updated 5 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- ☆15Updated 3 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆10Updated 7 months ago
- Falcon Merlin Compiler☆38Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- ☆13Updated this week
- ☆15Updated this week
- EQueue Dialect☆40Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated last week
- ☆63Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆32Updated 4 years ago
- ☆25Updated 3 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- ☆89Updated this week
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 6 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆31Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- ☆13Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago