The Riallto Open Source Project from AMD
☆87Apr 10, 2025Updated last year
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆34Nov 8, 2025Updated 11 months ago
- IREE plugin repository for the AMD AIE accelerator☆135Sep 7, 2026Updated last month
- Fork of LLVM to support AMD AIEngine processors☆214Updated this week
- ☆25Sep 9, 2026Updated last month
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆42Jul 24, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆89Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆61Updated this week
- ☆150Updated this week
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆700Updated this week
- ☆13Jul 24, 2026Updated 2 months ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- ☆62Sep 15, 2023Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Sep 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- AMD XDNA Driver (amdxdna.ko) for Linux and XRT SHIM library☆621Updated this week
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- VNx: Vitis Network Examples☆166Aug 25, 2025Updated last year
- ☆15Jun 14, 2022Updated 4 years ago
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆891Aug 18, 2026Updated last month
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Vitis HLS Library for FINN☆229Oct 5, 2026Updated last week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 3 years ago
- ☆53Updated this week
- AMD HPC Research Fund Cloud☆21Aug 6, 2026Updated 2 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆16Sep 25, 2026Updated 2 weeks ago
- ☆20Dec 20, 2023Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆145Aug 12, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Train and deploy LUT-based neural networks on FPGAs☆122Jun 12, 2024Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆28May 18, 2025Updated last year
- ☆10Mar 20, 2021Updated 5 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago