AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆83Updated 9 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆117Updated this week
- ☆121Updated 2 weeks ago
- Machine-Learning Accelerator System Exploration Tools☆186Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 6 months ago
- Fork of LLVM to support AMD AIEngine processors☆182Updated this week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆53Updated last week
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- A survey on Hardware Accelerated LLMs☆61Updated 11 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 5 months ago
- ☆119Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆62Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated 11 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆178Updated last month
- News and Paper Collections for Machine Learning Hardware☆22Updated last month
- Floating point modules for CHISEL☆32Updated 11 years ago
- ☆14Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago