The Riallto Open Source Project from AMD
☆86Apr 10, 2025Updated last year
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 6 months ago
- IREE plugin repository for the AMD AIE accelerator☆130May 7, 2026Updated 2 weeks ago
- Fork of LLVM to support AMD AIEngine processors☆200May 15, 2026Updated last week
- ☆25May 14, 2026Updated last week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆635May 15, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- ☆136Updated this week
- ☆61Sep 15, 2023Updated 2 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆76Updated this week
- AMD HPC Research Fund Cloud☆20May 15, 2026Updated last week
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 3 weeks ago
- ☆586Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆61Nov 23, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆824Apr 17, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆375May 16, 2026Updated last week
- VNx: Vitis Network Examples☆159Aug 25, 2025Updated 8 months ago
- ☆15Jun 14, 2022Updated 3 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A research shell for Alveo V80☆35May 15, 2026Updated last week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆223Feb 25, 2026Updated 2 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆18Dec 29, 2024Updated last year
- ☆18Dec 20, 2023Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆130Mar 27, 2026Updated last month
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆114Jun 12, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Mar 20, 2021Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆10May 20, 2022Updated 4 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 9 months ago
- An awesome curated list of languages and tools to program FPGAs☆74Jun 22, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago