The Riallto Open Source Project from AMD
☆85Apr 10, 2025Updated 11 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆30Nov 8, 2025Updated 4 months ago
- IREE plugin repository for the AMD AIE accelerator☆122Mar 16, 2026Updated last week
- Fork of LLVM to support AMD AIEngine processors☆190Updated this week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Mar 17, 2026Updated last week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- ☆60Sep 15, 2023Updated 2 years ago
- ☆128Updated this week
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆70Updated this week
- AMD HPC Research Fund Cloud☆17Feb 16, 2026Updated last month
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆551Mar 16, 2026Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆793Feb 9, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- ☆15Jun 14, 2022Updated 3 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- A research shell for Alveo V80☆28Dec 17, 2025Updated 3 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- ☆18Dec 20, 2023Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- PYNQ support and examples for Kria SOMs☆126Aug 20, 2024Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- ☆10Mar 20, 2021Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- ☆10May 20, 2022Updated 3 years ago
- An awesome curated list of languages and tools to program FPGAs☆73Jun 22, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆13Aug 14, 2023Updated 2 years ago