AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆84Updated 7 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆112Updated this week
- ☆116Updated last week
- Machine-Learning Accelerator System Exploration Tools☆183Updated 2 weeks ago
- Fork of LLVM to support AMD AIEngine processors☆174Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- Example for running IREE in a bare-metal Arm environment.☆39Updated 3 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆51Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆43Updated 10 months ago
- A survey on Hardware Accelerated LLMs☆59Updated 10 months ago
- ☆61Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆111Updated last year
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- News and Paper Collections for Machine Learning Hardware☆22Updated last year
- XRM (Xilinx FPGA Resource Manager) Document:☆25Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- NeuraLUT-Assemble☆43Updated 2 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆61Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- ☆87Updated last week
- GPTPU for SC 2021☆52Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆53Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆165Updated 9 months ago