Alternatives and similar repositories for Riallto

Users that are interested in Riallto are comparing it to the libraries listed below

• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆100Updated this week
• Xilinx / mlir-air
  ☆103Updated this week
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆172Updated 2 months ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆98Updated last month
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆41Updated last year
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆154Updated this week
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 8 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 10 months ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆37Updated this week
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆58Updated 6 months ago
• HLSTransform / submission
  ☆98Updated last year
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆37Updated 4 months ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆94Updated 10 months ago
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆130Updated last year
• StanfordAHA / aha
  ☆59Updated this week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆39Updated 6 months ago
• cornell-zhang / UniSparse
  Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization
  ☆30Updated 8 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆57Updated last month
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆38Updated last week
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆71Updated this week
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆21Updated 2 weeks ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆110Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆33Updated this week
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆60Updated 9 months ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆74Updated last week
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆80Updated 6 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆50Updated 3 years ago