The Riallto Open Source Project from AMD
☆84Apr 10, 2025Updated 10 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆29Nov 8, 2025Updated 3 months ago
- IREE plugin repository for the AMD AIE accelerator☆120Feb 13, 2026Updated 2 weeks ago
- Fork of LLVM to support AMD AIEngine processors☆189Feb 24, 2026Updated last week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- ☆60Sep 15, 2023Updated 2 years ago
- ☆25Jan 7, 2026Updated last month
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆66Feb 24, 2026Updated last week
- ☆126Updated this week
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆779Feb 9, 2026Updated 3 weeks ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- ☆15Jun 14, 2022Updated 3 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A research shell for Alveo V80☆25Dec 17, 2025Updated 2 months ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Vitis HLS Library for FINN☆215Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- Run Time for AIE and FPGA based platforms☆651Feb 24, 2026Updated last week
- The Task Parallel System Composer (TaPaSCo)☆118Feb 6, 2026Updated 3 weeks ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- ☆12Apr 15, 2025Updated 10 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25May 18, 2025Updated 9 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆74Feb 24, 2026Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Build tools for Open-CE☆13Nov 13, 2025Updated 3 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆10Apr 4, 2023Updated 2 years ago
- ☆10Mar 20, 2021Updated 4 years ago