AMDResearch / Riallto
The Riallto Open Source Project from AMD
☆71Updated 2 months ago
Alternatives and similar repositories for Riallto:
Users that are interested in Riallto are comparing it to the libraries listed below
- ☆86Updated this week
- IREE plugin repository for the AMD AIE accelerator☆72Updated this week
- Fork of LLVM to support AMD AIEngine processors☆121Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- A survey on Hardware Accelerated LLMs☆40Updated this week
- ☆58Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆84Updated 3 months ago
- Machine-Learning Accelerator System Exploration Tools☆133Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆38Updated 5 months ago
- DNN Compiler for Heterogeneous SoCs☆20Updated this week
- GPTPU for SC 2021☆50Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- ☆56Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆54Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- ☆81Updated last year
- News and Paper Collections for Machine Learning Hardware☆22Updated 8 months ago
- ☆13Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆182Updated this week
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆61Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆39Updated 8 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆83Updated 7 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last month