AMDResearch / Riallto
The Riallto Open Source Project from AMD
☆75Updated 4 months ago
Alternatives and similar repositories for Riallto:
Users that are interested in Riallto are comparing it to the libraries listed below
- ☆90Updated this week
- IREE plugin repository for the AMD AIE accelerator☆84Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- Fork of LLVM to support AMD AIEngine processors☆128Updated this week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 6 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆28Updated 2 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆39Updated 7 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- ☆13Updated this week
- ☆16Updated last month
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated this week
- A survey on Hardware Accelerated LLMs☆49Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆55Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- Machine-Learning Accelerator System Exploration Tools☆153Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- ☆37Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆64Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆96Updated last year
- GPTPU for SC 2021☆51Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago