The Riallto Open Source Project from AMD
☆86Apr 10, 2025Updated last year
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 7 months ago
- IREE plugin repository for the AMD AIE accelerator☆132Updated this week
- Fork of LLVM to support AMD AIEngine processors☆202Updated this week
- ☆25Jun 14, 2026Updated 2 weeks ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆659Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆42Jul 24, 2024Updated last year
- ☆142Jun 22, 2026Updated last week
- ☆61Sep 15, 2023Updated 2 years ago
- PYNQ Composabe Overlays☆79Jun 17, 2024Updated 2 years ago
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆77Updated this week
- AMD HPC Research Fund Cloud☆20Jun 3, 2026Updated last month
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 2 months ago
- AMD XDNA Driver (amdxdna.ko) for Linux and XRT SHIM library☆598Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- AMD Ryzen™ AI Software includes the tools and runtime libraries for optimizing and deploying AI inference on AMD Ryzen™ AI powered PCs.☆840Apr 17, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆382Updated this week
- VNx: Vitis Network Examples☆162Aug 25, 2025Updated 10 months ago
- ☆15Jun 14, 2022Updated 4 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A research shell for Alveo V80☆40Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆19Dec 29, 2024Updated last year
- ☆19Dec 20, 2023Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆134Mar 27, 2026Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆117Jun 12, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Mar 20, 2021Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆10May 20, 2022Updated 4 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 10 months ago
- An awesome curated list of languages and tools to program FPGAs☆75Jun 22, 2022Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated last year