AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆80Updated 2 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- ☆100Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆95Updated last week
- Fork of LLVM to support AMD AIEngine processors☆145Updated this week
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆33Updated last week
- ☆15Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆36Updated 5 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆35Updated 2 months ago
- ☆19Updated 3 weeks ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- A survey on Hardware Accelerated LLMs☆54Updated 5 months ago
- ☆59Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- GPTPU for SC 2021☆52Updated 2 years ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆66Updated 3 weeks ago
- Machine-Learning Accelerator System Exploration Tools☆167Updated 2 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 2 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆126Updated 4 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow