AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆84Updated 5 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆107Updated this week
- ☆107Updated last week
- Machine-Learning Accelerator System Exploration Tools☆178Updated this week
- Fork of LLVM to support AMD AIEngine processors☆167Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- A survey on Hardware Accelerated LLMs☆59Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆105Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆60Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 9 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆32Updated this week
- NeuraLUT-Assemble☆41Updated last month
- EQueue Dialect☆40Updated 3 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆31Updated 10 months ago
- ☆61Updated this week
- A DSL for Systolic Arrays☆81Updated 6 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆43Updated 8 months ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- XRM (Xilinx FPGA Resource Manager) Document:☆25Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- DNN Compiler for Heterogeneous SoCs☆47Updated 2 weeks ago
- ☆76Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago