AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆84Updated 6 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆110Updated this week
- ☆108Updated last week
- Machine-Learning Accelerator System Exploration Tools☆179Updated 2 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Fork of LLVM to support AMD AIEngine processors☆171Updated this week
- A survey on Hardware Accelerated LLMs☆59Updated 9 months ago
- ☆107Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆43Updated 9 months ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 9 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- NeuraLUT-Assemble☆41Updated 2 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- Example for running IREE in a bare-metal Arm environment.☆39Updated 2 months ago
- ☆61Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week