AMDResearch / RialltoLinks
The Riallto Open Source Project from AMD
☆81Updated 3 months ago
Alternatives and similar repositories for Riallto
Users that are interested in Riallto are comparing it to the libraries listed below
Sorting:
- ☆102Updated this week
- IREE plugin repository for the AMD AIE accelerator☆98Updated this week
- Fork of LLVM to support AMD AIEngine processors☆152Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆131Updated 6 months ago
- ☆60Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated 11 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆36Updated last week
- ☆15Updated last week
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆38Updated 6 months ago
- ☆97Updated last year
- A survey on Hardware Accelerated LLMs☆56Updated 6 months ago
- Example for running IREE in a bare-metal Arm environment.☆36Updated 4 months ago
- Buda Compiler Backend for Tenstorrent devices☆29Updated 3 months ago
- ☆19Updated 2 weeks ago
- GPTPU for SC 2021☆52Updated 2 years ago
- ☆59Updated this week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆149Updated 2 weeks ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆132Updated 5 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆20Updated last year