AMDResearch / Riallto
The Riallto Open Source Project from AMD
☆77Updated 3 weeks ago
Alternatives and similar repositories for Riallto:
Users that are interested in Riallto are comparing it to the libraries listed below
- ☆95Updated this week
- IREE plugin repository for the AMD AIE accelerator☆93Updated this week
- Fork of LLVM to support AMD AIEngine processors☆139Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆86Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆24Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆89Updated last month
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 9 months ago
- A survey on Hardware Accelerated LLMs☆51Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆15Updated this week
- ☆18Updated last week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Machine-Learning Accelerator System Exploration Tools☆160Updated last week
- GPTPU for SC 2021☆51Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆58Updated this week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆73Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆66Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- A graph linear algebra overlay☆51Updated 2 years ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago