Xilinx / Xilinx_Base_RuntimeLinks
☆33Updated 2 years ago
Alternatives and similar repositories for Xilinx_Base_Runtime
Users that are interested in Xilinx_Base_Runtime are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 7 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆25Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆68Updated 7 months ago
- This repo contains the Limago code☆86Updated 3 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- VNx: Vitis Network Examples☆152Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- corundum work on vu13p☆19Updated last year
- SmartNIC☆14Updated 6 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆125Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago