Xilinx / Xilinx_Base_RuntimeLinks
☆33Updated last year
Alternatives and similar repositories for Xilinx_Base_Runtime
Users that are interested in Xilinx_Base_Runtime are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆69Updated 10 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 6 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- ☆88Updated 2 years ago
- ☆27Updated 6 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Next generation CGRA generator☆112Updated last week
- ☆46Updated last year
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- VNx: Vitis Network Examples☆150Updated 11 months ago
- ☆28Updated 7 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago