Xilinx / Xilinx_Base_RuntimeLinks
☆35Updated 2 years ago
Alternatives and similar repositories for Xilinx_Base_Runtime
Users that are interested in Xilinx_Base_Runtime are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 11 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 5 months ago
- This repo contains the Limago code☆90Updated 7 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- VNx: Vitis Network Examples☆155Updated 3 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- ☆26Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Next generation CGRA generator☆118Updated this week
- Networking Overlay on PYNQ☆50Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆114Updated 3 weeks ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year