☆166Jan 28, 2025Updated last year
Alternatives and similar repositories for FPGA_as_a_Service
Users that are interested in FPGA_as_a_Service are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Run Time for AIE and FPGA based platforms☆692Updated this week
- ☆40Aug 11, 2023Updated 3 years ago
- 과제는 여기에 제출합니다.☆24Jul 14, 2022Updated 4 years ago
- It's for SDC-AI Lecture Notes☆15Aug 31, 2024Updated 2 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆27Nov 13, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- AMD OpenNIC Shell includes the HDL source files☆160Jan 2, 2025Updated last year
- ☆69Jul 5, 2021Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- AMD OpenNIC driver includes the Linux kernel driver☆86Jan 3, 2025Updated last year
- 웹/앱 보충 강의☆13Apr 5, 2023Updated 3 years ago
- Vue Basics☆10Feb 24, 2023Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis Libraries☆1,135Sep 3, 2026Updated 2 months ago
- Vitis_Accel_Examples☆610Aug 31, 2026Updated 2 months ago
- ☆19Oct 18, 2026Updated 2 weeks ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- ☆14Sep 29, 2018Updated 8 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Feb 14, 2019Updated 7 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆15Nov 7, 2022Updated 3 years ago
- ☆57Dec 10, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆120Jul 15, 2021Updated 5 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆57Nov 29, 2018Updated 7 years ago
- The official Linux kernel from Xilinx☆1,568Oct 27, 2026Updated last week
- ☆48Sep 4, 2020Updated 6 years ago
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 8 years ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- Application notes for the F1 EC2 Instance☆89Jan 14, 2026Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- Xilinx DMA IP Drivers☆871Oct 22, 2026Updated last week
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- KDT AI-1 Lecture Notes☆12Aug 4, 2023Updated 3 years ago
- KH Gangnam PM Frontend☆18Mar 26, 2023Updated 3 years ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago